arm64: dts: exynos: Add USB 3.0 controller node for Exynos7
Add USB 3.0 DRD controller device node, with its clock and phy information to enable the same on Exynos7. Signed-off-by: Vivek Gautam <gautamvivek1987@gmail.com> Signed-off-by: Pankaj Dubey <pankaj.dubey@samsung.com> Reviewed-by: Javier Martinez Canillas <javier@osg.samsung.com> Reviewed-by: Alim Akhtar <alim.akhtar@samsung.com> Signed-off-by: Krzysztof Kozlowski <krzk@kernel.org>
This commit is contained in:
parent
51a2de5517
commit
ad6afec832
|
@ -603,6 +603,40 @@
|
|||
#include "exynos7-trip-points.dtsi"
|
||||
};
|
||||
};
|
||||
|
||||
usbdrd_phy: phy@15500000 {
|
||||
compatible = "samsung,exynos7-usbdrd-phy";
|
||||
reg = <0x15500000 0x100>;
|
||||
clocks = <&clock_fsys0 ACLK_USBDRD300>,
|
||||
<&clock_fsys0 OSCCLK_PHY_CLKOUT_USB30_PHY>,
|
||||
<&clock_fsys0 PHYCLK_USBDRD300_UDRD30_PIPE_PCLK_USER>,
|
||||
<&clock_fsys0 PHYCLK_USBDRD300_UDRD30_PHYCLK_USER>,
|
||||
<&clock_fsys0 SCLK_USBDRD300_REFCLK>;
|
||||
clock-names = "phy", "ref", "phy_pipe",
|
||||
"phy_utmi", "itp";
|
||||
samsung,pmu-syscon = <&pmu_system_controller>;
|
||||
#phy-cells = <1>;
|
||||
};
|
||||
|
||||
usbdrd3 {
|
||||
compatible = "samsung,exynos7-dwusb3";
|
||||
clocks = <&clock_fsys0 ACLK_USBDRD300>,
|
||||
<&clock_fsys0 SCLK_USBDRD300_SUSPENDCLK>,
|
||||
<&clock_fsys0 ACLK_AXIUS_USBDRD30X_FSYS0X>;
|
||||
clock-names = "usbdrd30", "usbdrd30_susp_clk",
|
||||
"usbdrd30_axius_clk";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges;
|
||||
|
||||
dwc3@15400000 {
|
||||
compatible = "snps,dwc3";
|
||||
reg = <0x15400000 0x10000>;
|
||||
interrupts = <GIC_SPI 223 IRQ_TYPE_LEVEL_HIGH>;
|
||||
phys = <&usbdrd_phy 0>, <&usbdrd_phy 1>;
|
||||
phy-names = "usb2-phy", "usb3-phy";
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
|
|
Loading…
Reference in New Issue