powerpc: add FHCI USB, FSL MCU, FSL UPM and GPIO LEDs bindings
This patch adds few bindings for the new drivers to be submitted through the appropriate maintainers. Signed-off-by: Anton Vorontsov <avorontsov@ru.mvista.com> Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
parent
69ad7e73de
commit
89ae5b2b93
|
@ -1,22 +1,37 @@
|
||||||
* USB (Universal Serial Bus Controller)
|
Freescale QUICC Engine USB Controller
|
||||||
|
|
||||||
Required properties:
|
Required properties:
|
||||||
- compatible : could be "qe_udc" or "fhci-hcd".
|
- compatible : should be "fsl,<chip>-qe-usb", "fsl,mpc8323-qe-usb".
|
||||||
- mode : the could be "host" or "slave".
|
- reg : the first two cells should contain usb registers location and
|
||||||
- reg : Offset and length of the register set for the device
|
length, the next two two cells should contain PRAM location and
|
||||||
- interrupts : <a b> where a is the interrupt number and b is a
|
length.
|
||||||
field that represents an encoding of the sense and level
|
- interrupts : should contain USB interrupt.
|
||||||
information for the interrupt. This should be encoded based on
|
- interrupt-parent : interrupt source phandle.
|
||||||
the information in section 2) depending on the type of interrupt
|
- fsl,fullspeed-clock : specifies the full speed USB clock source:
|
||||||
controller you have.
|
"none": clock source is disabled
|
||||||
- interrupt-parent : the phandle for the interrupt controller that
|
"brg1" through "brg16": clock source is BRG1-BRG16, respectively
|
||||||
services interrupts for this device.
|
"clk1" through "clk24": clock source is CLK1-CLK24, respectively
|
||||||
|
- fsl,lowspeed-clock : specifies the low speed USB clock source:
|
||||||
|
"none": clock source is disabled
|
||||||
|
"brg1" through "brg16": clock source is BRG1-BRG16, respectively
|
||||||
|
"clk1" through "clk24": clock source is CLK1-CLK24, respectively
|
||||||
|
- hub-power-budget : USB power budget for the root hub, in mA.
|
||||||
|
- gpios : should specify GPIOs in this order: USBOE, USBTP, USBTN, USBRP,
|
||||||
|
USBRN, SPEED (optional), and POWER (optional).
|
||||||
|
|
||||||
|
Example:
|
||||||
|
|
||||||
Example(slave):
|
|
||||||
usb@6c0 {
|
usb@6c0 {
|
||||||
compatible = "qe_udc";
|
compatible = "fsl,mpc8360-qe-usb", "fsl,mpc8323-qe-usb";
|
||||||
reg = <6c0 40>;
|
reg = <0x6c0 0x40 0x8b00 0x100>;
|
||||||
interrupts = <8b 0>;
|
interrupts = <11>;
|
||||||
interrupt-parent = <700>;
|
interrupt-parent = <&qeic>;
|
||||||
mode = "slave";
|
fsl,fullspeed-clock = "clk21";
|
||||||
|
gpios = <&qe_pio_b 2 0 /* USBOE */
|
||||||
|
&qe_pio_b 3 0 /* USBTP */
|
||||||
|
&qe_pio_b 8 0 /* USBTN */
|
||||||
|
&qe_pio_b 9 0 /* USBRP */
|
||||||
|
&qe_pio_b 11 0 /* USBRN */
|
||||||
|
&qe_pio_e 20 0 /* SPEED */
|
||||||
|
&qe_pio_e 21 0 /* POWER */>;
|
||||||
};
|
};
|
||||||
|
|
|
@ -0,0 +1,17 @@
|
||||||
|
Freescale MPC8349E-mITX-compatible Power Management Micro Controller Unit (MCU)
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "fsl,<mcu-chip>-<board>", "fsl,mcu-mpc8349emitx".
|
||||||
|
- reg : should specify I2C address (0x0a).
|
||||||
|
- #gpio-cells : should be 2.
|
||||||
|
- gpio-controller : should be present.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
|
||||||
|
mcu@0a {
|
||||||
|
#gpio-cells = <2>;
|
||||||
|
compatible = "fsl,mc9s08qg8-mpc8349emitx",
|
||||||
|
"fsl,mcu-mpc8349emitx";
|
||||||
|
reg = <0x0a>;
|
||||||
|
gpio-controller;
|
||||||
|
};
|
|
@ -0,0 +1,28 @@
|
||||||
|
Freescale Localbus UPM programmed to work with NAND flash
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : "fsl,upm-nand".
|
||||||
|
- reg : should specify localbus chip select and size used for the chip.
|
||||||
|
- fsl,upm-addr-offset : UPM pattern offset for the address latch.
|
||||||
|
- fsl,upm-cmd-offset : UPM pattern offset for the command latch.
|
||||||
|
- gpios : may specify optional GPIO connected to the Ready-Not-Busy pin.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
|
||||||
|
upm@1,0 {
|
||||||
|
compatible = "fsl,upm-nand";
|
||||||
|
reg = <1 0 1>;
|
||||||
|
fsl,upm-addr-offset = <16>;
|
||||||
|
fsl,upm-cmd-offset = <8>;
|
||||||
|
gpios = <&qe_pio_e 18 0>;
|
||||||
|
|
||||||
|
flash {
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <1>;
|
||||||
|
compatible = "...";
|
||||||
|
|
||||||
|
partition@0 {
|
||||||
|
...
|
||||||
|
};
|
||||||
|
};
|
||||||
|
};
|
|
@ -0,0 +1,15 @@
|
||||||
|
LED connected to GPIO
|
||||||
|
|
||||||
|
Required properties:
|
||||||
|
- compatible : should be "gpio-led".
|
||||||
|
- label : (optional) the label for this LED. If omitted, the label is
|
||||||
|
taken from the node name (excluding the unit address).
|
||||||
|
- gpios : should specify LED GPIO.
|
||||||
|
|
||||||
|
Example:
|
||||||
|
|
||||||
|
led@0 {
|
||||||
|
compatible = "gpio-led";
|
||||||
|
label = "hdd";
|
||||||
|
gpios = <&mcu_pio 0 1>;
|
||||||
|
};
|
Loading…
Reference in New Issue