MIPS: Add register definitions for PCI.
Here we add the register definitions for the processor blocks used by the following PCI support patch. Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
David Daney
Ralf Baechle
parent
f48c8c958a
commit
8860fb8210
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
File diff suppressed because it is too large
Load Diff
|
|
@ -0,0 +1,410 @@
|
|||
/***********************license start***************
|
||||
* Author: Cavium Networks
|
||||
*
|
||||
* Contact: support@caviumnetworks.com
|
||||
* This file is part of the OCTEON SDK
|
||||
*
|
||||
* Copyright (c) 2003-2008 Cavium Networks
|
||||
*
|
||||
* This file is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License, Version 2, as
|
||||
* published by the Free Software Foundation.
|
||||
*
|
||||
* This file is distributed in the hope that it will be useful, but
|
||||
* AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
|
||||
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
|
||||
* NONINFRINGEMENT. See the GNU General Public License for more
|
||||
* details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this file; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||
* or visit http://www.gnu.org/licenses/.
|
||||
*
|
||||
* This file may also be available under a different license from Cavium.
|
||||
* Contact Cavium Networks for more information
|
||||
***********************license end**************************************/
|
||||
|
||||
#ifndef __CVMX_PESCX_DEFS_H__
|
||||
#define __CVMX_PESCX_DEFS_H__
|
||||
|
||||
#define CVMX_PESCX_BIST_STATUS(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000018ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_BIST_STATUS2(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000418ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_CFG_RD(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000030ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_CFG_WR(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000028ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_CPL_LUT_VALID(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000098ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_CTL_STATUS(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000000ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_CTL_STATUS2(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000400ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_DBG_INFO(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000008ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_DBG_INFO_EN(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C80000A0ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_DIAG_STATUS(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000020ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_P2N_BAR0_START(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000080ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_P2N_BAR1_START(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000088ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_P2N_BAR2_START(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000090ull + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_P2P_BARX_END(offset, block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000048ull + (((offset) & 3) * 16) + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_P2P_BARX_START(offset, block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000040ull + (((offset) & 3) * 16) + (((block_id) & 1) * 0x8000000ull))
|
||||
#define CVMX_PESCX_TLP_CREDITS(block_id) \
|
||||
CVMX_ADD_IO_SEG(0x00011800C8000038ull + (((block_id) & 1) * 0x8000000ull))
|
||||
|
||||
union cvmx_pescx_bist_status {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_bist_status_s {
|
||||
uint64_t reserved_13_63:51;
|
||||
uint64_t rqdata5:1;
|
||||
uint64_t ctlp_or:1;
|
||||
uint64_t ntlp_or:1;
|
||||
uint64_t ptlp_or:1;
|
||||
uint64_t retry:1;
|
||||
uint64_t rqdata0:1;
|
||||
uint64_t rqdata1:1;
|
||||
uint64_t rqdata2:1;
|
||||
uint64_t rqdata3:1;
|
||||
uint64_t rqdata4:1;
|
||||
uint64_t rqhdr1:1;
|
||||
uint64_t rqhdr0:1;
|
||||
uint64_t sot:1;
|
||||
} s;
|
||||
struct cvmx_pescx_bist_status_s cn52xx;
|
||||
struct cvmx_pescx_bist_status_cn52xxp1 {
|
||||
uint64_t reserved_12_63:52;
|
||||
uint64_t ctlp_or:1;
|
||||
uint64_t ntlp_or:1;
|
||||
uint64_t ptlp_or:1;
|
||||
uint64_t retry:1;
|
||||
uint64_t rqdata0:1;
|
||||
uint64_t rqdata1:1;
|
||||
uint64_t rqdata2:1;
|
||||
uint64_t rqdata3:1;
|
||||
uint64_t rqdata4:1;
|
||||
uint64_t rqhdr1:1;
|
||||
uint64_t rqhdr0:1;
|
||||
uint64_t sot:1;
|
||||
} cn52xxp1;
|
||||
struct cvmx_pescx_bist_status_s cn56xx;
|
||||
struct cvmx_pescx_bist_status_cn52xxp1 cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_bist_status2 {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_bist_status2_s {
|
||||
uint64_t reserved_14_63:50;
|
||||
uint64_t cto_p2e:1;
|
||||
uint64_t e2p_cpl:1;
|
||||
uint64_t e2p_n:1;
|
||||
uint64_t e2p_p:1;
|
||||
uint64_t e2p_rsl:1;
|
||||
uint64_t dbg_p2e:1;
|
||||
uint64_t peai_p2e:1;
|
||||
uint64_t rsl_p2e:1;
|
||||
uint64_t pef_tpf1:1;
|
||||
uint64_t pef_tpf0:1;
|
||||
uint64_t pef_tnf:1;
|
||||
uint64_t pef_tcf1:1;
|
||||
uint64_t pef_tc0:1;
|
||||
uint64_t ppf:1;
|
||||
} s;
|
||||
struct cvmx_pescx_bist_status2_s cn52xx;
|
||||
struct cvmx_pescx_bist_status2_s cn52xxp1;
|
||||
struct cvmx_pescx_bist_status2_s cn56xx;
|
||||
struct cvmx_pescx_bist_status2_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_cfg_rd {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_cfg_rd_s {
|
||||
uint64_t data:32;
|
||||
uint64_t addr:32;
|
||||
} s;
|
||||
struct cvmx_pescx_cfg_rd_s cn52xx;
|
||||
struct cvmx_pescx_cfg_rd_s cn52xxp1;
|
||||
struct cvmx_pescx_cfg_rd_s cn56xx;
|
||||
struct cvmx_pescx_cfg_rd_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_cfg_wr {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_cfg_wr_s {
|
||||
uint64_t data:32;
|
||||
uint64_t addr:32;
|
||||
} s;
|
||||
struct cvmx_pescx_cfg_wr_s cn52xx;
|
||||
struct cvmx_pescx_cfg_wr_s cn52xxp1;
|
||||
struct cvmx_pescx_cfg_wr_s cn56xx;
|
||||
struct cvmx_pescx_cfg_wr_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_cpl_lut_valid {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_cpl_lut_valid_s {
|
||||
uint64_t reserved_32_63:32;
|
||||
uint64_t tag:32;
|
||||
} s;
|
||||
struct cvmx_pescx_cpl_lut_valid_s cn52xx;
|
||||
struct cvmx_pescx_cpl_lut_valid_s cn52xxp1;
|
||||
struct cvmx_pescx_cpl_lut_valid_s cn56xx;
|
||||
struct cvmx_pescx_cpl_lut_valid_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_ctl_status {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_ctl_status_s {
|
||||
uint64_t reserved_28_63:36;
|
||||
uint64_t dnum:5;
|
||||
uint64_t pbus:8;
|
||||
uint64_t qlm_cfg:2;
|
||||
uint64_t lane_swp:1;
|
||||
uint64_t pm_xtoff:1;
|
||||
uint64_t pm_xpme:1;
|
||||
uint64_t ob_p_cmd:1;
|
||||
uint64_t reserved_7_8:2;
|
||||
uint64_t nf_ecrc:1;
|
||||
uint64_t dly_one:1;
|
||||
uint64_t lnk_enb:1;
|
||||
uint64_t ro_ctlp:1;
|
||||
uint64_t reserved_2_2:1;
|
||||
uint64_t inv_ecrc:1;
|
||||
uint64_t inv_lcrc:1;
|
||||
} s;
|
||||
struct cvmx_pescx_ctl_status_s cn52xx;
|
||||
struct cvmx_pescx_ctl_status_s cn52xxp1;
|
||||
struct cvmx_pescx_ctl_status_cn56xx {
|
||||
uint64_t reserved_28_63:36;
|
||||
uint64_t dnum:5;
|
||||
uint64_t pbus:8;
|
||||
uint64_t qlm_cfg:2;
|
||||
uint64_t reserved_12_12:1;
|
||||
uint64_t pm_xtoff:1;
|
||||
uint64_t pm_xpme:1;
|
||||
uint64_t ob_p_cmd:1;
|
||||
uint64_t reserved_7_8:2;
|
||||
uint64_t nf_ecrc:1;
|
||||
uint64_t dly_one:1;
|
||||
uint64_t lnk_enb:1;
|
||||
uint64_t ro_ctlp:1;
|
||||
uint64_t reserved_2_2:1;
|
||||
uint64_t inv_ecrc:1;
|
||||
uint64_t inv_lcrc:1;
|
||||
} cn56xx;
|
||||
struct cvmx_pescx_ctl_status_cn56xx cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_ctl_status2 {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_ctl_status2_s {
|
||||
uint64_t reserved_2_63:62;
|
||||
uint64_t pclk_run:1;
|
||||
uint64_t pcierst:1;
|
||||
} s;
|
||||
struct cvmx_pescx_ctl_status2_s cn52xx;
|
||||
struct cvmx_pescx_ctl_status2_cn52xxp1 {
|
||||
uint64_t reserved_1_63:63;
|
||||
uint64_t pcierst:1;
|
||||
} cn52xxp1;
|
||||
struct cvmx_pescx_ctl_status2_s cn56xx;
|
||||
struct cvmx_pescx_ctl_status2_cn52xxp1 cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_dbg_info {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_dbg_info_s {
|
||||
uint64_t reserved_31_63:33;
|
||||
uint64_t ecrc_e:1;
|
||||
uint64_t rawwpp:1;
|
||||
uint64_t racpp:1;
|
||||
uint64_t ramtlp:1;
|
||||
uint64_t rarwdns:1;
|
||||
uint64_t caar:1;
|
||||
uint64_t racca:1;
|
||||
uint64_t racur:1;
|
||||
uint64_t rauc:1;
|
||||
uint64_t rqo:1;
|
||||
uint64_t fcuv:1;
|
||||
uint64_t rpe:1;
|
||||
uint64_t fcpvwt:1;
|
||||
uint64_t dpeoosd:1;
|
||||
uint64_t rtwdle:1;
|
||||
uint64_t rdwdle:1;
|
||||
uint64_t mre:1;
|
||||
uint64_t rte:1;
|
||||
uint64_t acto:1;
|
||||
uint64_t rvdm:1;
|
||||
uint64_t rumep:1;
|
||||
uint64_t rptamrc:1;
|
||||
uint64_t rpmerc:1;
|
||||
uint64_t rfemrc:1;
|
||||
uint64_t rnfemrc:1;
|
||||
uint64_t rcemrc:1;
|
||||
uint64_t rpoison:1;
|
||||
uint64_t recrce:1;
|
||||
uint64_t rtlplle:1;
|
||||
uint64_t rtlpmal:1;
|
||||
uint64_t spoison:1;
|
||||
} s;
|
||||
struct cvmx_pescx_dbg_info_s cn52xx;
|
||||
struct cvmx_pescx_dbg_info_s cn52xxp1;
|
||||
struct cvmx_pescx_dbg_info_s cn56xx;
|
||||
struct cvmx_pescx_dbg_info_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_dbg_info_en {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_dbg_info_en_s {
|
||||
uint64_t reserved_31_63:33;
|
||||
uint64_t ecrc_e:1;
|
||||
uint64_t rawwpp:1;
|
||||
uint64_t racpp:1;
|
||||
uint64_t ramtlp:1;
|
||||
uint64_t rarwdns:1;
|
||||
uint64_t caar:1;
|
||||
uint64_t racca:1;
|
||||
uint64_t racur:1;
|
||||
uint64_t rauc:1;
|
||||
uint64_t rqo:1;
|
||||
uint64_t fcuv:1;
|
||||
uint64_t rpe:1;
|
||||
uint64_t fcpvwt:1;
|
||||
uint64_t dpeoosd:1;
|
||||
uint64_t rtwdle:1;
|
||||
uint64_t rdwdle:1;
|
||||
uint64_t mre:1;
|
||||
uint64_t rte:1;
|
||||
uint64_t acto:1;
|
||||
uint64_t rvdm:1;
|
||||
uint64_t rumep:1;
|
||||
uint64_t rptamrc:1;
|
||||
uint64_t rpmerc:1;
|
||||
uint64_t rfemrc:1;
|
||||
uint64_t rnfemrc:1;
|
||||
uint64_t rcemrc:1;
|
||||
uint64_t rpoison:1;
|
||||
uint64_t recrce:1;
|
||||
uint64_t rtlplle:1;
|
||||
uint64_t rtlpmal:1;
|
||||
uint64_t spoison:1;
|
||||
} s;
|
||||
struct cvmx_pescx_dbg_info_en_s cn52xx;
|
||||
struct cvmx_pescx_dbg_info_en_s cn52xxp1;
|
||||
struct cvmx_pescx_dbg_info_en_s cn56xx;
|
||||
struct cvmx_pescx_dbg_info_en_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_diag_status {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_diag_status_s {
|
||||
uint64_t reserved_4_63:60;
|
||||
uint64_t pm_dst:1;
|
||||
uint64_t pm_stat:1;
|
||||
uint64_t pm_en:1;
|
||||
uint64_t aux_en:1;
|
||||
} s;
|
||||
struct cvmx_pescx_diag_status_s cn52xx;
|
||||
struct cvmx_pescx_diag_status_s cn52xxp1;
|
||||
struct cvmx_pescx_diag_status_s cn56xx;
|
||||
struct cvmx_pescx_diag_status_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_p2n_bar0_start {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_p2n_bar0_start_s {
|
||||
uint64_t addr:50;
|
||||
uint64_t reserved_0_13:14;
|
||||
} s;
|
||||
struct cvmx_pescx_p2n_bar0_start_s cn52xx;
|
||||
struct cvmx_pescx_p2n_bar0_start_s cn52xxp1;
|
||||
struct cvmx_pescx_p2n_bar0_start_s cn56xx;
|
||||
struct cvmx_pescx_p2n_bar0_start_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_p2n_bar1_start {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_p2n_bar1_start_s {
|
||||
uint64_t addr:38;
|
||||
uint64_t reserved_0_25:26;
|
||||
} s;
|
||||
struct cvmx_pescx_p2n_bar1_start_s cn52xx;
|
||||
struct cvmx_pescx_p2n_bar1_start_s cn52xxp1;
|
||||
struct cvmx_pescx_p2n_bar1_start_s cn56xx;
|
||||
struct cvmx_pescx_p2n_bar1_start_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_p2n_bar2_start {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_p2n_bar2_start_s {
|
||||
uint64_t addr:25;
|
||||
uint64_t reserved_0_38:39;
|
||||
} s;
|
||||
struct cvmx_pescx_p2n_bar2_start_s cn52xx;
|
||||
struct cvmx_pescx_p2n_bar2_start_s cn52xxp1;
|
||||
struct cvmx_pescx_p2n_bar2_start_s cn56xx;
|
||||
struct cvmx_pescx_p2n_bar2_start_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_p2p_barx_end {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_p2p_barx_end_s {
|
||||
uint64_t addr:52;
|
||||
uint64_t reserved_0_11:12;
|
||||
} s;
|
||||
struct cvmx_pescx_p2p_barx_end_s cn52xx;
|
||||
struct cvmx_pescx_p2p_barx_end_s cn52xxp1;
|
||||
struct cvmx_pescx_p2p_barx_end_s cn56xx;
|
||||
struct cvmx_pescx_p2p_barx_end_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_p2p_barx_start {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_p2p_barx_start_s {
|
||||
uint64_t addr:52;
|
||||
uint64_t reserved_0_11:12;
|
||||
} s;
|
||||
struct cvmx_pescx_p2p_barx_start_s cn52xx;
|
||||
struct cvmx_pescx_p2p_barx_start_s cn52xxp1;
|
||||
struct cvmx_pescx_p2p_barx_start_s cn56xx;
|
||||
struct cvmx_pescx_p2p_barx_start_s cn56xxp1;
|
||||
};
|
||||
|
||||
union cvmx_pescx_tlp_credits {
|
||||
uint64_t u64;
|
||||
struct cvmx_pescx_tlp_credits_s {
|
||||
uint64_t reserved_0_63:64;
|
||||
} s;
|
||||
struct cvmx_pescx_tlp_credits_cn52xx {
|
||||
uint64_t reserved_56_63:8;
|
||||
uint64_t peai_ppf:8;
|
||||
uint64_t pesc_cpl:8;
|
||||
uint64_t pesc_np:8;
|
||||
uint64_t pesc_p:8;
|
||||
uint64_t npei_cpl:8;
|
||||
uint64_t npei_np:8;
|
||||
uint64_t npei_p:8;
|
||||
} cn52xx;
|
||||
struct cvmx_pescx_tlp_credits_cn52xxp1 {
|
||||
uint64_t reserved_38_63:26;
|
||||
uint64_t peai_ppf:8;
|
||||
uint64_t pesc_cpl:5;
|
||||
uint64_t pesc_np:5;
|
||||
uint64_t pesc_p:5;
|
||||
uint64_t npei_cpl:5;
|
||||
uint64_t npei_np:5;
|
||||
uint64_t npei_p:5;
|
||||
} cn52xxp1;
|
||||
struct cvmx_pescx_tlp_credits_cn52xx cn56xx;
|
||||
struct cvmx_pescx_tlp_credits_cn52xxp1 cn56xxp1;
|
||||
};
|
||||
|
||||
#endif
|
||||
|
|
@ -0,0 +1,229 @@
|
|||
/***********************license start***************
|
||||
* Author: Cavium Networks
|
||||
*
|
||||
* Contact: support@caviumnetworks.com
|
||||
* This file is part of the OCTEON SDK
|
||||
*
|
||||
* Copyright (c) 2003-2008 Cavium Networks
|
||||
*
|
||||
* This file is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License, Version 2, as
|
||||
* published by the Free Software Foundation.
|
||||
*
|
||||
* This file is distributed in the hope that it will be useful, but
|
||||
* AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
|
||||
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
|
||||
* NONINFRINGEMENT. See the GNU General Public License for more
|
||||
* details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this file; if not, write to the Free Software
|
||||
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||||
* or visit http://www.gnu.org/licenses/.
|
||||
*
|
||||
* This file may also be available under a different license from Cavium.
|
||||
* Contact Cavium Networks for more information
|
||||
***********************license end**************************************/
|
||||
|
||||
/**
|
||||
* cvmx-pexp-defs.h
|
||||
*
|
||||
* Configuration and status register (CSR) definitions for
|
||||
* OCTEON PEXP.
|
||||
*
|
||||
*/
|
||||
#ifndef __CVMX_PEXP_DEFS_H__
|
||||
#define __CVMX_PEXP_DEFS_H__
|
||||
|
||||
#define CVMX_PEXP_NPEI_BAR1_INDEXX(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008000ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_BIST_STATUS \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008580ull)
|
||||
#define CVMX_PEXP_NPEI_BIST_STATUS2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008680ull)
|
||||
#define CVMX_PEXP_NPEI_CTL_PORT0 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008250ull)
|
||||
#define CVMX_PEXP_NPEI_CTL_PORT1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008260ull)
|
||||
#define CVMX_PEXP_NPEI_CTL_STATUS \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008570ull)
|
||||
#define CVMX_PEXP_NPEI_CTL_STATUS2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC00ull)
|
||||
#define CVMX_PEXP_NPEI_DATA_OUT_CNT \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000085F0ull)
|
||||
#define CVMX_PEXP_NPEI_DBG_DATA \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008510ull)
|
||||
#define CVMX_PEXP_NPEI_DBG_SELECT \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008500ull)
|
||||
#define CVMX_PEXP_NPEI_DMA0_INT_LEVEL \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000085C0ull)
|
||||
#define CVMX_PEXP_NPEI_DMA1_INT_LEVEL \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000085D0ull)
|
||||
#define CVMX_PEXP_NPEI_DMAX_COUNTS(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008450ull + (((offset) & 7) * 16))
|
||||
#define CVMX_PEXP_NPEI_DMAX_DBELL(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000083B0ull + (((offset) & 7) * 16))
|
||||
#define CVMX_PEXP_NPEI_DMAX_IBUFF_SADDR(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008400ull + (((offset) & 7) * 16))
|
||||
#define CVMX_PEXP_NPEI_DMAX_NADDR(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000084A0ull + (((offset) & 7) * 16))
|
||||
#define CVMX_PEXP_NPEI_DMA_CNTS \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000085E0ull)
|
||||
#define CVMX_PEXP_NPEI_DMA_CONTROL \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000083A0ull)
|
||||
#define CVMX_PEXP_NPEI_INT_A_ENB \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008560ull)
|
||||
#define CVMX_PEXP_NPEI_INT_A_ENB2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BCE0ull)
|
||||
#define CVMX_PEXP_NPEI_INT_A_SUM \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008550ull)
|
||||
#define CVMX_PEXP_NPEI_INT_ENB \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008540ull)
|
||||
#define CVMX_PEXP_NPEI_INT_ENB2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BCD0ull)
|
||||
#define CVMX_PEXP_NPEI_INT_INFO \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008590ull)
|
||||
#define CVMX_PEXP_NPEI_INT_SUM \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008530ull)
|
||||
#define CVMX_PEXP_NPEI_INT_SUM2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BCC0ull)
|
||||
#define CVMX_PEXP_NPEI_LAST_WIN_RDATA0 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008600ull)
|
||||
#define CVMX_PEXP_NPEI_LAST_WIN_RDATA1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008610ull)
|
||||
#define CVMX_PEXP_NPEI_MEM_ACCESS_CTL \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000084F0ull)
|
||||
#define CVMX_PEXP_NPEI_MEM_ACCESS_SUBIDX(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008280ull + (((offset) & 31) * 16) - 16 * 12)
|
||||
#define CVMX_PEXP_NPEI_MSI_ENB0 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC50ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_ENB1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC60ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_ENB2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC70ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_ENB3 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC80ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_RCV0 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC10ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_RCV1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC20ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_RCV2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC30ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_RCV3 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC40ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_RD_MAP \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BCA0ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_W1C_ENB0 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BCF0ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_W1C_ENB1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BD00ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_W1C_ENB2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BD10ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_W1C_ENB3 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BD20ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_W1S_ENB0 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BD30ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_W1S_ENB1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BD40ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_W1S_ENB2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BD50ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_W1S_ENB3 \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BD60ull)
|
||||
#define CVMX_PEXP_NPEI_MSI_WR_MAP \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BC90ull)
|
||||
#define CVMX_PEXP_NPEI_PCIE_CREDIT_CNT \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BD70ull)
|
||||
#define CVMX_PEXP_NPEI_PCIE_MSI_RCV \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000BCB0ull)
|
||||
#define CVMX_PEXP_NPEI_PCIE_MSI_RCV_B1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008650ull)
|
||||
#define CVMX_PEXP_NPEI_PCIE_MSI_RCV_B2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008660ull)
|
||||
#define CVMX_PEXP_NPEI_PCIE_MSI_RCV_B3 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008670ull)
|
||||
#define CVMX_PEXP_NPEI_PKTX_CNTS(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000A400ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKTX_INSTR_BADDR(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000A800ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKTX_INSTR_BAOFF_DBELL(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000AC00ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKTX_INSTR_FIFO_RSIZE(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000B000ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKTX_INSTR_HEADER(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000B400ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKTX_IN_BP(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000B800ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKTX_SLIST_BADDR(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009400ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKTX_SLIST_BAOFF_DBELL(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009800ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKTX_SLIST_FIFO_RSIZE(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009C00ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKT_CNT_INT \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009110ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_CNT_INT_ENB \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009130ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_DATA_OUT_ES \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000090B0ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_DATA_OUT_NS \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000090A0ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_DATA_OUT_ROR \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009090ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_DPADDR \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009080ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_INPUT_CONTROL \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009150ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_INSTR_ENB \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009000ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_INSTR_RD_SIZE \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009190ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_INSTR_SIZE \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009020ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_INT_LEVELS \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009100ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_IN_BP \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000086B0ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_IN_DONEX_CNTS(offset) \
|
||||
CVMX_ADD_IO_SEG(0x00011F000000A000ull + (((offset) & 31) * 16))
|
||||
#define CVMX_PEXP_NPEI_PKT_IN_INSTR_COUNTS \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000086A0ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_IN_PCIE_PORT \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000091A0ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_IPTR \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009070ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_OUTPUT_WMARK \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009160ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_OUT_BMODE \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000090D0ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_OUT_ENB \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009010ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_PCIE_PORT \
|
||||
CVMX_ADD_IO_SEG(0x00011F00000090E0ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_PORT_IN_RST \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008690ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_SLIST_ES \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009050ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_SLIST_ID_SIZE \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009180ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_SLIST_NS \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009040ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_SLIST_ROR \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009030ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_TIME_INT \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009120ull)
|
||||
#define CVMX_PEXP_NPEI_PKT_TIME_INT_ENB \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000009140ull)
|
||||
#define CVMX_PEXP_NPEI_RSL_INT_BLOCKS \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008520ull)
|
||||
#define CVMX_PEXP_NPEI_SCRATCH_1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008270ull)
|
||||
#define CVMX_PEXP_NPEI_STATE1 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008620ull)
|
||||
#define CVMX_PEXP_NPEI_STATE2 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008630ull)
|
||||
#define CVMX_PEXP_NPEI_STATE3 \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008640ull)
|
||||
#define CVMX_PEXP_NPEI_WINDOW_CTL \
|
||||
CVMX_ADD_IO_SEG(0x00011F0000008380ull)
|
||||
|
||||
#endif
|
||||
Loading…
Reference in New Issue