ARM: dts: r7s72100: add sdhi clock to device tree
Signed-off-by: Chris Brandt <chris.brandt@renesas.com> Reviewed-by: Geert Uytterhoeven <geert+renesas@glider.be> Signed-off-by: Simon Horman <horms+renesas@verge.net.au>
This commit is contained in:
parent
887862227b
commit
7c8522b704
|
@ -149,6 +149,14 @@
|
||||||
>;
|
>;
|
||||||
clock-output-names = "spi0", "spi1", "spi2", "spi3", "spi4";
|
clock-output-names = "spi0", "spi1", "spi2", "spi3", "spi4";
|
||||||
};
|
};
|
||||||
|
mstp12_clks: mstp12_clks@fcfe0444 {
|
||||||
|
#clock-cells = <1>;
|
||||||
|
compatible = "renesas,r7s72100-mstp-clocks", "renesas,cpg-mstp-clocks";
|
||||||
|
reg = <0xfcfe0444 4>;
|
||||||
|
clocks = <&p1_clk>, <&p1_clk>;
|
||||||
|
clock-indices = <R7S72100_CLK_SDHI1 R7S72100_CLK_SDHI0>;
|
||||||
|
clock-output-names = "sdhi1", "sdhi0";
|
||||||
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
cpus {
|
cpus {
|
||||||
|
|
|
@ -44,4 +44,8 @@
|
||||||
#define R7S72100_CLK_SPI3 4
|
#define R7S72100_CLK_SPI3 4
|
||||||
#define R7S72100_CLK_SPI4 3
|
#define R7S72100_CLK_SPI4 3
|
||||||
|
|
||||||
|
/* MSTP12 */
|
||||||
|
#define R7S72100_CLK_SDHI0 3
|
||||||
|
#define R7S72100_CLK_SDHI1 2
|
||||||
|
|
||||||
#endif /* __DT_BINDINGS_CLOCK_R7S72100_H__ */
|
#endif /* __DT_BINDINGS_CLOCK_R7S72100_H__ */
|
||||||
|
|
Loading…
Reference in New Issue