hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

[SPARC]: Add reboot_command[] extern decl to asm/system.h 

Kill off some sparse warnings.

Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
David S. Miller 2008-02-28 21:53:20 -08:00
parent c8edc89d24
commit 7729d74ed5
4 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/sparc/kernel/process.c
View File

@ -139,8 +139,6 @@ void cpu_idle(void)
#endif #endif
extern char reboot_command [];
/* XXX cli/sti -> local_irq_xxx here, check this works once SMP is fixed. */ /* XXX cli/sti -> local_irq_xxx here, check this works once SMP is fixed. */
void machine_halt(void) void machine_halt(void)
{ {

2
arch/sparc64/kernel/process.c
View File

@ -114,8 +114,6 @@ void cpu_idle(void)
} }
} }
extern char reboot_command [];
void machine_halt(void) void machine_halt(void)
{ {
sstate_halt(); sstate_halt();

2
include/asm-sparc/system.h
View File

@ -44,6 +44,8 @@ extern enum sparc_cpu sparc_cpu_model;
#define SUN4M_NCPUS 4 /* Architectural limit of sun4m. */ #define SUN4M_NCPUS 4 /* Architectural limit of sun4m. */
extern char reboot_command[];
extern struct thread_info *current_set[NR_CPUS]; extern struct thread_info *current_set[NR_CPUS];
extern unsigned long empty_bad_page; extern unsigned long empty_bad_page;

2
include/asm-sparc64/system.h
View File

@ -30,6 +30,8 @@ enum sparc_cpu {
#define ARCH_SUN4C_SUN4 0 #define ARCH_SUN4C_SUN4 0
#define ARCH_SUN4 0 #define ARCH_SUN4 0
extern char reboot_command[];
/* These are here in an effort to more fully work around Spitfire Errata /* These are here in an effort to more fully work around Spitfire Errata
* #51. Essentially, if a memory barrier occurs soon after a mispredicted * #51. Essentially, if a memory barrier occurs soon after a mispredicted
* branch, the chip can stop executing instructions until a trap occurs. * branch, the chip can stop executing instructions until a trap occurs.