arm64: dts: sdm845: Add UFS PHY reset
Wire up the reset controller in the Qcom UFS controller for the PHY. This will be used to toggle PHY reset during initialization of the PHY. Reviewed-by: Stephen Boyd <swboyd@chromium.org> Signed-off-by: Evan Green <evgreen@chromium.org> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Signed-off-by: Andy Gross <agross@kernel.org>
This commit is contained in:
parent
c8be554104
commit
71278b058a
|
@ -1035,6 +1035,7 @@
|
|||
phy-names = "ufsphy";
|
||||
lanes-per-direction = <2>;
|
||||
power-domains = <&gcc UFS_PHY_GDSC>;
|
||||
#reset-cells = <1>;
|
||||
|
||||
iommus = <&apps_smmu 0x100 0xf>;
|
||||
|
||||
|
@ -1080,6 +1081,8 @@
|
|||
clocks = <&gcc GCC_UFS_MEM_CLKREF_CLK>,
|
||||
<&gcc GCC_UFS_PHY_PHY_AUX_CLK>;
|
||||
|
||||
resets = <&ufs_mem_hc 0>;
|
||||
reset-names = "ufsphy";
|
||||
status = "disabled";
|
||||
|
||||
ufs_mem_phy_lanes: lanes@1d87400 {
|
||||
|
|
Loading…
Reference in New Issue