hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

dt-bindings: memory-controllers: tegra: Fix type references 

Json-schema requires a $ref to be under an 'allOf' if there are
additional constraints otherwise the additional constraints are
ignored. (Note that this behavior will be changed in draft8.)

Fixes: 641262f5e1 ("dt-bindings: memory: Add binding for NVIDIA Tegra30 External Memory Controller")
Fixes: 785685b7a1 ("dt-bindings: memory: Add binding for NVIDIA Tegra30 Memory Controller")
Fixes: 8da65c377b ("dt-bindings: memory: tegra30: Convert to Tegra124 YAML")
Cc: Thierry Reding <treding@nvidia.com>
Cc: Jonathan Hunter <jonathanh@nvidia.com>
Cc: linux-tegra@vger.kernel.org
Reviewed-by: Dmitry Osipenko <digetx@gmail.com>
Signed-off-by: Rob Herring <robh@kernel.org>
This commit is contained in:
Rob Herring 2019-12-11 08:51:01 -06:00
parent 5c7404bb30
commit 70c812106c
3 changed files with 10 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
Documentation/devicetree/bindings/memory-controllers/nvidia,tegra124-mc.yaml
View File

@ -60,7 +60,8 @@ patternProperties:
maximum: 1066000000 maximum: 1066000000
nvidia,emem-configuration: nvidia,emem-configuration:
$ref: /schemas/types.yaml#/definitions/uint32-array allOf:
- $ref: /schemas/types.yaml#/definitions/uint32-array
description: | description: |
Values to be written to the EMEM register block. See section Values to be written to the EMEM register block. See section
"15.6.1 MC Registers" in the TRM. "15.6.1 MC Registers" in the TRM.

9
Documentation/devicetree/bindings/memory-controllers/nvidia,tegra30-emc.yaml
View File

@ -56,7 +56,8 @@ patternProperties:
maximum: 900000000 maximum: 900000000
nvidia,emc-auto-cal-interval: nvidia,emc-auto-cal-interval:
$ref: /schemas/types.yaml#/definitions/uint32 allOf:
- $ref: /schemas/types.yaml#/definitions/uint32
description: description:
Pad calibration interval in microseconds. Pad calibration interval in microseconds.
minimum: 0 minimum: 0
@ -78,7 +79,8 @@ patternProperties:
Mode Register 0. Mode Register 0.
nvidia,emc-zcal-cnt-long: nvidia,emc-zcal-cnt-long:
$ref: /schemas/types.yaml#/definitions/uint32 allOf:
- $ref: /schemas/types.yaml#/definitions/uint32
description: description:
Number of EMC clocks to wait before issuing any commands after Number of EMC clocks to wait before issuing any commands after
sending ZCAL_MRW_CMD. sending ZCAL_MRW_CMD.
@ -96,7 +98,8 @@ patternProperties:
FBIO "read" FIFO periodic resetting enabled. FBIO "read" FIFO periodic resetting enabled.
nvidia,emc-configuration: nvidia,emc-configuration:
$ref: /schemas/types.yaml#/definitions/uint32-array allOf:
- $ref: /schemas/types.yaml#/definitions/uint32-array
description: description:
EMC timing characterization data. These are the registers EMC timing characterization data. These are the registers
(see section "18.13.2 EMC Registers" in the TRM) whose values (see section "18.13.2 EMC Registers" in the TRM) whose values

3
Documentation/devicetree/bindings/memory-controllers/nvidia,tegra30-mc.yaml
View File

@ -77,7 +77,8 @@ patternProperties:
maximum: 900000000 maximum: 900000000
nvidia,emem-configuration: nvidia,emem-configuration:
$ref: /schemas/types.yaml#/definitions/uint32-array allOf:
- $ref: /schemas/types.yaml#/definitions/uint32-array
description: | description: |
Values to be written to the EMEM register block. See section Values to be written to the EMEM register block. See section
"18.13.1 MC Registers" in the TRM. "18.13.1 MC Registers" in the TRM.