nios2 fixes for v4.0-final

-----BEGIN PGP SIGNATURE-----
 Version: GnuPG v1.4.5 (GNU/Linux)
 
 iQIVAwUAVSdBClWoEK+e3syCAQLs1g//aIlUOzsi3plc+Q9s9TdQX5Gw46rmJ27/
 pP4A1rwgW2NassU/97MUfVr+XiaOpdzEP8tXIoeR1qLUV1e+XT3f1OqczTgdIpcY
 7rSN5UNE9zf20U9eMnexBeLmU+db/JvQx0UryMsS+pRDGQLJUiVCkDkQJ/EGtY0F
 7WEE7rZKJwwdw9deiSaxoXyHEsL0jtDTlvZ1GBlCFBm5d3NCzTReI82muhih9R/y
 4OBnfeS4l87o4IgY2Fjcduh9pqwUnwu479sMBZm3ZfGiIJINvi/XzTaZsoLS7AiQ
 aYfMBK1Yn7JMrFW8j+2gMf1GN26P2v9+cZ+sWf/BfnAnXGGqerFRv/A+BMU0HVzI
 KAbHLGA4bRuYxPIwz+nY5Amr4a7W4ySVXBooX6egVPSLhClJYZubDPoTUhBs9mTc
 PwBTBa0NAL4BkKHJOSDh2KJO56HhJ+XoxN4OpdjgLom6U8Jqa9BRNT6dadBxDcye
 Qhcs1GuTaDYxRlx5TMKFnTuE1nMPxjxfgV0JfXWlf0M0fum+nQv5rJXfO+6m6g25
 ge+cGyJ4QAmGhzLtUuO3AgYqc4U0w3T7dTFKDrVg5BPGaiS/cGiqnu5yfOkLDn85
 jeFyQbyeOtXQhkMK0ThoPKNPv+TMtBvLWdN6YPSTPdX9LKiNCY+AIuKdt1PrVMum
 T8fJ2yzNbnU=
 =uL58
 -----END PGP SIGNATURE-----

Merge tag 'nios2-fixes-v4.0-final' of git://git.rocketboards.org/linux-socfpga-next

Pull arch/nios2 fixes from Ley Foon Tan:
 "There are 3 arch/nios2 fixes for 4.0 final:

   - fix cache coherency issue when debugging with gdb

   - move restart_block to struct task_struct (aligned with other
     architectures)

   - fix for missing registers defines for ptrace"

* tag 'nios2-fixes-v4.0-final' of git://git.rocketboards.org/linux-socfpga-next:
  nios2: fix cache coherency issue when debug with gdb
  nios2: add missing ptrace registers defines
  nios2: signal: Move restart_block to struct task_struct
This commit is contained in:
Linus Torvalds 2015-04-10 10:51:34 -07:00
commit 6fb805fb10
5 changed files with 9 additions and 11 deletions

View File

@ -47,7 +47,6 @@ struct thread_info {
0-0x7FFFFFFF for user-thead
0-0xFFFFFFFF for kernel-thread
*/
struct restart_block restart_block;
struct pt_regs *regs;
};
@ -64,9 +63,6 @@ struct thread_info {
.cpu = 0, \
.preempt_count = INIT_PREEMPT_COUNT, \
.addr_limit = KERNEL_DS, \
.restart_block = { \
.fn = do_no_restart_syscall, \
}, \
}
#define init_thread_info (init_thread_union.thread_info)

View File

@ -60,12 +60,17 @@
#define PTR_IPENDING 37
#define PTR_CPUID 38
#define PTR_CTL6 39
#define PTR_CTL7 40
#define PTR_EXCEPTION 40
#define PTR_PTEADDR 41
#define PTR_TLBACC 42
#define PTR_TLBMISC 43
#define PTR_ECCINJ 44
#define PTR_BADADDR 45
#define PTR_CONFIG 46
#define PTR_MPUBASE 47
#define PTR_MPUACC 48
#define NUM_PTRACE_REG (PTR_TLBMISC + 1)
#define NUM_PTRACE_REG (PTR_MPUACC + 1)
/* User structures for general purpose registers. */
struct user_pt_regs {

View File

@ -161,7 +161,7 @@ ENTRY(inthandler)
***********************************************************************
*/
ENTRY(handle_trap)
ldw r24, -4(ea) /* instruction that caused the exception */
ldwio r24, -4(ea) /* instruction that caused the exception */
srli r24, r24, 4
andi r24, r24, 0x7c
movia r9,trap_table

View File

@ -43,7 +43,7 @@ static inline int rt_restore_ucontext(struct pt_regs *regs,
int err;
/* Always make any pending restarted system calls return -EINTR */
current_thread_info()->restart_block.fn = do_no_restart_syscall;
current->restart_block.fn = do_no_restart_syscall;
err = __get_user(temp, &uc->uc_mcontext.version);
if (temp != MCONTEXT_VERSION)

View File

@ -23,9 +23,6 @@ static void __flush_dcache(unsigned long start, unsigned long end)
end += (cpuinfo.dcache_line_size - 1);
end &= ~(cpuinfo.dcache_line_size - 1);
if (end > start + cpuinfo.dcache_size)
end = start + cpuinfo.dcache_size;
for (addr = start; addr < end; addr += cpuinfo.dcache_line_size) {
__asm__ __volatile__ (" flushda 0(%0)\n"
: /* Outputs */