clk: samsung: exynos7: Correct CMU_PERIS clocks names

This patch renames CMU_PERIS clocks names to match with user manual.

Signed-off-by: Alim Akhtar <alim.akhtar@samsung.com>
Reviewed-by: Krzysztof Kozlowski <k.kozlowski@samsung.com>
Signed-off-by: Sylwester Nawrocki <s.nawrocki@samsung.com>
This commit is contained in:
Alim Akhtar 2015-09-10 14:14:33 +05:30 committed by Sylwester Nawrocki
parent 33b8b739ef
commit 6ce0f5cf11
1 changed files with 2 additions and 2 deletions

View File

@ -789,7 +789,7 @@ CLK_OF_DECLARE(exynos7_clk_peric1, "samsung,exynos7-clock-peric1",
#define ENABLE_SCLK_PERIS_SECURE_CHIPID 0x0A10 #define ENABLE_SCLK_PERIS_SECURE_CHIPID 0x0A10
/* List of parent clocks for Muxes in CMU_PERIS */ /* List of parent clocks for Muxes in CMU_PERIS */
PNAME(mout_aclk_peris_66_p) = { "fin_pll", "dout_aclk_peris_66" }; PNAME(mout_aclk_peris_66_user_p) = { "fin_pll", "aclk_peris_66" };
static unsigned long peris_clk_regs[] __initdata = { static unsigned long peris_clk_regs[] __initdata = {
MUX_SEL_PERIS, MUX_SEL_PERIS,
@ -801,7 +801,7 @@ static unsigned long peris_clk_regs[] __initdata = {
static struct samsung_mux_clock peris_mux_clks[] __initdata = { static struct samsung_mux_clock peris_mux_clks[] __initdata = {
MUX(0, "mout_aclk_peris_66_user", MUX(0, "mout_aclk_peris_66_user",
mout_aclk_peris_66_p, MUX_SEL_PERIS, 0, 1), mout_aclk_peris_66_user_p, MUX_SEL_PERIS, 0, 1),
}; };
static struct samsung_gate_clock peris_gate_clks[] __initdata = { static struct samsung_gate_clock peris_gate_clks[] __initdata = {