ARM: S3C24XX: move s3c2443 irq code to irq.c
Prequisite for further optimizations. Signed-off-by: Heiko Stuebner <heiko@sntech.de> Signed-off-by: Kukjin Kim <kgene.kim@samsung.com>
This commit is contained in:
Heiko Stuebner
Kukjin Kim
parent
20f6c781c7
commit
6b6289171b
|
|
@ -39,7 +39,7 @@ obj-$(CONFIG_S3C2440_DMA) += dma-s3c2440.o
|
|||
obj-$(CONFIG_S3C2440_PLL_12000000) += pll-s3c2440-12000000.o
|
||||
obj-$(CONFIG_S3C2440_PLL_16934400) += pll-s3c2440-16934400.o
|
||||
|
||||
obj-$(CONFIG_CPU_S3C2443) += s3c2443.o irq-s3c2443.o clock-s3c2443.o
|
||||
obj-$(CONFIG_CPU_S3C2443) += s3c2443.o clock-s3c2443.o
|
||||
|
||||
# PM
|
||||
|
||||
|
|
|
|||
|
|
@ -1,281 +0,0 @@
|
|||
/* linux/arch/arm/mach-s3c2443/irq.c
|
||||
*
|
||||
* Copyright (c) 2007 Simtec Electronics
|
||||
* Ben Dooks <ben@simtec.co.uk>
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 2 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA 02111-1307 USA
|
||||
*
|
||||
*/
|
||||
|
||||
#include <linux/init.h>
|
||||
#include <linux/module.h>
|
||||
#include <linux/interrupt.h>
|
||||
#include <linux/ioport.h>
|
||||
#include <linux/device.h>
|
||||
#include <linux/io.h>
|
||||
|
||||
#include <mach/hardware.h>
|
||||
#include <asm/irq.h>
|
||||
|
||||
#include <asm/mach/irq.h>
|
||||
|
||||
#include <mach/regs-irq.h>
|
||||
#include <mach/regs-gpio.h>
|
||||
|
||||
#include <plat/cpu.h>
|
||||
#include <plat/pm.h>
|
||||
#include <plat/irq.h>
|
||||
|
||||
#define INTMSK(start, end) ((1 << ((end) + 1 - (start))) - 1)
|
||||
|
||||
static inline void s3c2443_irq_demux(unsigned int irq, unsigned int len)
|
||||
{
|
||||
unsigned int subsrc, submsk;
|
||||
unsigned int end;
|
||||
|
||||
/* read the current pending interrupts, and the mask
|
||||
* for what it is available */
|
||||
|
||||
subsrc = __raw_readl(S3C2410_SUBSRCPND);
|
||||
submsk = __raw_readl(S3C2410_INTSUBMSK);
|
||||
|
||||
subsrc &= ~submsk;
|
||||
subsrc >>= (irq - S3C2410_IRQSUB(0));
|
||||
subsrc &= (1 << len)-1;
|
||||
|
||||
end = len + irq;
|
||||
|
||||
for (; irq < end && subsrc; irq++) {
|
||||
if (subsrc & 1)
|
||||
generic_handle_irq(irq);
|
||||
|
||||
subsrc >>= 1;
|
||||
}
|
||||
}
|
||||
|
||||
/* WDT/AC97 sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_wdtac97(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2443_WDT, 4);
|
||||
}
|
||||
|
||||
#define INTMSK_WDTAC97 (1UL << (IRQ_WDT - IRQ_EINT0))
|
||||
#define SUBMSK_WDTAC97 INTMSK(IRQ_S3C2443_WDT, IRQ_S3C2443_AC97)
|
||||
|
||||
static void s3c2443_irq_wdtac97_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_WDTAC97, SUBMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_wdtac97_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_wdtac97_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_WDTAC97, SUBMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_wdtac97 = {
|
||||
.irq_mask = s3c2443_irq_wdtac97_mask,
|
||||
.irq_unmask = s3c2443_irq_wdtac97_unmask,
|
||||
.irq_ack = s3c2443_irq_wdtac97_ack,
|
||||
};
|
||||
|
||||
/* LCD sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_lcd(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2443_LCD1, 4);
|
||||
}
|
||||
|
||||
#define INTMSK_LCD (1UL << (IRQ_LCD - IRQ_EINT0))
|
||||
#define SUBMSK_LCD INTMSK(IRQ_S3C2443_LCD1, IRQ_S3C2443_LCD4)
|
||||
|
||||
static void s3c2443_irq_lcd_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_LCD, SUBMSK_LCD);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_lcd_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_LCD);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_lcd_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_LCD, SUBMSK_LCD);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_lcd = {
|
||||
.irq_mask = s3c2443_irq_lcd_mask,
|
||||
.irq_unmask = s3c2443_irq_lcd_unmask,
|
||||
.irq_ack = s3c2443_irq_lcd_ack,
|
||||
};
|
||||
|
||||
/* DMA sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_dma(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2443_DMA0, 6);
|
||||
}
|
||||
|
||||
#define INTMSK_DMA (1UL << (IRQ_S3C2443_DMA - IRQ_EINT0))
|
||||
#define SUBMSK_DMA INTMSK(IRQ_S3C2443_DMA0, IRQ_S3C2443_DMA5)
|
||||
|
||||
static void s3c2443_irq_dma_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_DMA, SUBMSK_DMA);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_dma_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_DMA);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_dma_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_DMA, SUBMSK_DMA);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_dma = {
|
||||
.irq_mask = s3c2443_irq_dma_mask,
|
||||
.irq_unmask = s3c2443_irq_dma_unmask,
|
||||
.irq_ack = s3c2443_irq_dma_ack,
|
||||
};
|
||||
|
||||
/* UART3 sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_uart3(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2443_RX3, 3);
|
||||
}
|
||||
|
||||
#define INTMSK_UART3 (1UL << (IRQ_S3C2443_UART3 - IRQ_EINT0))
|
||||
#define SUBMSK_UART3 (0x7 << (IRQ_S3C2443_RX3 - S3C2410_IRQSUB(0)))
|
||||
|
||||
static void s3c2443_irq_uart3_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_UART3, SUBMSK_UART3);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_uart3_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_UART3);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_uart3_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_UART3, SUBMSK_UART3);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_uart3 = {
|
||||
.irq_mask = s3c2443_irq_uart3_mask,
|
||||
.irq_unmask = s3c2443_irq_uart3_unmask,
|
||||
.irq_ack = s3c2443_irq_uart3_ack,
|
||||
};
|
||||
|
||||
/* CAM sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_cam(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2440_CAM_C, 4);
|
||||
}
|
||||
|
||||
#define INTMSK_CAM (1UL << (IRQ_CAM - IRQ_EINT0))
|
||||
#define SUBMSK_CAM INTMSK(IRQ_S3C2440_CAM_C, IRQ_S3C2440_CAM_P)
|
||||
|
||||
static void s3c2443_irq_cam_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_CAM, SUBMSK_CAM);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_cam_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_CAM);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_cam_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_CAM, SUBMSK_CAM);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_cam = {
|
||||
.irq_mask = s3c2443_irq_cam_mask,
|
||||
.irq_unmask = s3c2443_irq_cam_unmask,
|
||||
.irq_ack = s3c2443_irq_cam_ack,
|
||||
};
|
||||
|
||||
/* IRQ initialisation code */
|
||||
|
||||
static int s3c2443_add_sub(unsigned int base,
|
||||
void (*demux)(unsigned int,
|
||||
struct irq_desc *),
|
||||
struct irq_chip *chip,
|
||||
unsigned int start, unsigned int end)
|
||||
{
|
||||
unsigned int irqno;
|
||||
|
||||
irq_set_chip_and_handler(base, &s3c_irq_level_chip, handle_level_irq);
|
||||
irq_set_chained_handler(base, demux);
|
||||
|
||||
for (irqno = start; irqno <= end; irqno++) {
|
||||
irq_set_chip_and_handler(irqno, chip, handle_level_irq);
|
||||
set_irq_flags(irqno, IRQF_VALID);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int s3c2443_irq_add(struct device *dev,
|
||||
struct subsys_interface *sif)
|
||||
{
|
||||
printk("S3C2443: IRQ Support\n");
|
||||
|
||||
s3c2443_add_sub(IRQ_CAM, s3c2443_irq_demux_cam, &s3c2443_irq_cam,
|
||||
IRQ_S3C2440_CAM_C, IRQ_S3C2440_CAM_P);
|
||||
|
||||
s3c2443_add_sub(IRQ_LCD, s3c2443_irq_demux_lcd, &s3c2443_irq_lcd,
|
||||
IRQ_S3C2443_LCD1, IRQ_S3C2443_LCD4);
|
||||
|
||||
s3c2443_add_sub(IRQ_S3C2443_DMA, s3c2443_irq_demux_dma,
|
||||
&s3c2443_irq_dma, IRQ_S3C2443_DMA0, IRQ_S3C2443_DMA5);
|
||||
|
||||
s3c2443_add_sub(IRQ_S3C2443_UART3, s3c2443_irq_demux_uart3,
|
||||
&s3c2443_irq_uart3,
|
||||
IRQ_S3C2443_RX3, IRQ_S3C2443_ERR3);
|
||||
|
||||
s3c2443_add_sub(IRQ_WDT, s3c2443_irq_demux_wdtac97,
|
||||
&s3c2443_irq_wdtac97,
|
||||
IRQ_S3C2443_WDT, IRQ_S3C2443_AC97);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static struct subsys_interface s3c2443_irq_interface = {
|
||||
.name = "s3c2443_irq",
|
||||
.subsys = &s3c2443_subsys,
|
||||
.add_dev = s3c2443_irq_add,
|
||||
};
|
||||
|
||||
static int __init s3c2443_irq_init(void)
|
||||
{
|
||||
return subsys_interface_register(&s3c2443_irq_interface);
|
||||
}
|
||||
|
||||
arch_initcall(s3c2443_irq_init);
|
||||
|
||||
|
|
@ -730,3 +730,246 @@ void __init s3c2416_init_irq(void)
|
|||
}
|
||||
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_CPU_S3C2443
|
||||
#define INTMSK(start, end) ((1 << ((end) + 1 - (start))) - 1)
|
||||
|
||||
static inline void s3c2443_irq_demux(unsigned int irq, unsigned int len)
|
||||
{
|
||||
unsigned int subsrc, submsk;
|
||||
unsigned int end;
|
||||
|
||||
/* read the current pending interrupts, and the mask
|
||||
* for what it is available */
|
||||
|
||||
subsrc = __raw_readl(S3C2410_SUBSRCPND);
|
||||
submsk = __raw_readl(S3C2410_INTSUBMSK);
|
||||
|
||||
subsrc &= ~submsk;
|
||||
subsrc >>= (irq - S3C2410_IRQSUB(0));
|
||||
subsrc &= (1 << len)-1;
|
||||
|
||||
end = len + irq;
|
||||
|
||||
for (; irq < end && subsrc; irq++) {
|
||||
if (subsrc & 1)
|
||||
generic_handle_irq(irq);
|
||||
|
||||
subsrc >>= 1;
|
||||
}
|
||||
}
|
||||
|
||||
/* WDT/AC97 sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_wdtac97(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2443_WDT, 4);
|
||||
}
|
||||
|
||||
#define INTMSK_WDTAC97 (1UL << (IRQ_WDT - IRQ_EINT0))
|
||||
#define SUBMSK_WDTAC97 INTMSK(IRQ_S3C2443_WDT, IRQ_S3C2443_AC97)
|
||||
|
||||
static void s3c2443_irq_wdtac97_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_WDTAC97, SUBMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_wdtac97_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_wdtac97_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_WDTAC97, SUBMSK_WDTAC97);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_wdtac97 = {
|
||||
.irq_mask = s3c2443_irq_wdtac97_mask,
|
||||
.irq_unmask = s3c2443_irq_wdtac97_unmask,
|
||||
.irq_ack = s3c2443_irq_wdtac97_ack,
|
||||
};
|
||||
|
||||
/* LCD sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_lcd(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2443_LCD1, 4);
|
||||
}
|
||||
|
||||
#define INTMSK_LCD (1UL << (IRQ_LCD - IRQ_EINT0))
|
||||
#define SUBMSK_LCD INTMSK(IRQ_S3C2443_LCD1, IRQ_S3C2443_LCD4)
|
||||
|
||||
static void s3c2443_irq_lcd_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_LCD, SUBMSK_LCD);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_lcd_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_LCD);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_lcd_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_LCD, SUBMSK_LCD);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_lcd = {
|
||||
.irq_mask = s3c2443_irq_lcd_mask,
|
||||
.irq_unmask = s3c2443_irq_lcd_unmask,
|
||||
.irq_ack = s3c2443_irq_lcd_ack,
|
||||
};
|
||||
|
||||
/* DMA sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_dma(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2443_DMA0, 6);
|
||||
}
|
||||
|
||||
#define INTMSK_DMA (1UL << (IRQ_S3C2443_DMA - IRQ_EINT0))
|
||||
#define SUBMSK_DMA INTMSK(IRQ_S3C2443_DMA0, IRQ_S3C2443_DMA5)
|
||||
|
||||
static void s3c2443_irq_dma_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_DMA, SUBMSK_DMA);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_dma_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_DMA);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_dma_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_DMA, SUBMSK_DMA);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_dma = {
|
||||
.irq_mask = s3c2443_irq_dma_mask,
|
||||
.irq_unmask = s3c2443_irq_dma_unmask,
|
||||
.irq_ack = s3c2443_irq_dma_ack,
|
||||
};
|
||||
|
||||
/* UART3 sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_uart3(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2443_RX3, 3);
|
||||
}
|
||||
|
||||
#define INTMSK_UART3 (1UL << (IRQ_S3C2443_UART3 - IRQ_EINT0))
|
||||
#define SUBMSK_UART3 (0x7 << (IRQ_S3C2443_RX3 - S3C2410_IRQSUB(0)))
|
||||
|
||||
static void s3c2443_irq_uart3_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_UART3, SUBMSK_UART3);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_uart3_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_UART3);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_uart3_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_UART3, SUBMSK_UART3);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_uart3 = {
|
||||
.irq_mask = s3c2443_irq_uart3_mask,
|
||||
.irq_unmask = s3c2443_irq_uart3_unmask,
|
||||
.irq_ack = s3c2443_irq_uart3_ack,
|
||||
};
|
||||
|
||||
/* CAM sub interrupts */
|
||||
|
||||
static void s3c2443_irq_demux_cam(unsigned int irq, struct irq_desc *desc)
|
||||
{
|
||||
s3c2443_irq_demux(IRQ_S3C2440_CAM_C, 4);
|
||||
}
|
||||
|
||||
#define INTMSK_CAM (1UL << (IRQ_CAM - IRQ_EINT0))
|
||||
#define SUBMSK_CAM INTMSK(IRQ_S3C2440_CAM_C, IRQ_S3C2440_CAM_P)
|
||||
|
||||
static void s3c2443_irq_cam_mask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_mask(data->irq, INTMSK_CAM, SUBMSK_CAM);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_cam_unmask(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_unmask(data->irq, INTMSK_CAM);
|
||||
}
|
||||
|
||||
static void s3c2443_irq_cam_ack(struct irq_data *data)
|
||||
{
|
||||
s3c_irqsub_maskack(data->irq, INTMSK_CAM, SUBMSK_CAM);
|
||||
}
|
||||
|
||||
static struct irq_chip s3c2443_irq_cam = {
|
||||
.irq_mask = s3c2443_irq_cam_mask,
|
||||
.irq_unmask = s3c2443_irq_cam_unmask,
|
||||
.irq_ack = s3c2443_irq_cam_ack,
|
||||
};
|
||||
|
||||
/* IRQ initialisation code */
|
||||
|
||||
static int s3c2443_add_sub(unsigned int base,
|
||||
void (*demux)(unsigned int,
|
||||
struct irq_desc *),
|
||||
struct irq_chip *chip,
|
||||
unsigned int start, unsigned int end)
|
||||
{
|
||||
unsigned int irqno;
|
||||
|
||||
irq_set_chip_and_handler(base, &s3c_irq_level_chip, handle_level_irq);
|
||||
irq_set_chained_handler(base, demux);
|
||||
|
||||
for (irqno = start; irqno <= end; irqno++) {
|
||||
irq_set_chip_and_handler(irqno, chip, handle_level_irq);
|
||||
set_irq_flags(irqno, IRQF_VALID);
|
||||
}
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static int s3c2443_irq_add(struct device *dev,
|
||||
struct subsys_interface *sif)
|
||||
{
|
||||
printk("S3C2443: IRQ Support\n");
|
||||
|
||||
s3c2443_add_sub(IRQ_CAM, s3c2443_irq_demux_cam, &s3c2443_irq_cam,
|
||||
IRQ_S3C2440_CAM_C, IRQ_S3C2440_CAM_P);
|
||||
|
||||
s3c2443_add_sub(IRQ_LCD, s3c2443_irq_demux_lcd, &s3c2443_irq_lcd,
|
||||
IRQ_S3C2443_LCD1, IRQ_S3C2443_LCD4);
|
||||
|
||||
s3c2443_add_sub(IRQ_S3C2443_DMA, s3c2443_irq_demux_dma,
|
||||
&s3c2443_irq_dma, IRQ_S3C2443_DMA0, IRQ_S3C2443_DMA5);
|
||||
|
||||
s3c2443_add_sub(IRQ_S3C2443_UART3, s3c2443_irq_demux_uart3,
|
||||
&s3c2443_irq_uart3,
|
||||
IRQ_S3C2443_RX3, IRQ_S3C2443_ERR3);
|
||||
|
||||
s3c2443_add_sub(IRQ_WDT, s3c2443_irq_demux_wdtac97,
|
||||
&s3c2443_irq_wdtac97,
|
||||
IRQ_S3C2443_WDT, IRQ_S3C2443_AC97);
|
||||
|
||||
return 0;
|
||||
}
|
||||
|
||||
static struct subsys_interface s3c2443_irq_interface = {
|
||||
.name = "s3c2443_irq",
|
||||
.subsys = &s3c2443_subsys,
|
||||
.add_dev = s3c2443_irq_add,
|
||||
};
|
||||
|
||||
static int __init s3c2443_irq_init(void)
|
||||
{
|
||||
return subsys_interface_register(&s3c2443_irq_interface);
|
||||
}
|
||||
|
||||
arch_initcall(s3c2443_irq_init);
|
||||
#endif
|
||||
|
|
|
|||
Loading…
Reference in New Issue