ARM: dts: sun8i: V3: add I2S interface to V3 dts

The Allwinner V3 SoC features an I2S interface. The I2S peripheral is
identical to that in the Allwinner H3 SoC.
This commit adds it to the Allwinner V3 dts.

Signed-off-by: Tobias Schramm <t.schramm@manjaro.org>
Signed-off-by: Maxime Ripard <maxime@cerno.tech>
Link: https://lore.kernel.org/r/20210514134405.2097464-8-t.schramm@manjaro.org
This commit is contained in:
Tobias Schramm 2021-05-14 15:44:05 +02:00 committed by Maxime Ripard
parent ce09d1a680
commit 65a50bca77
No known key found for this signature in database
GPG Key ID: E3EF0D6F671851C5
1 changed files with 26 additions and 0 deletions

View File

@ -1,10 +1,31 @@
// SPDX-License-Identifier: (GPL-2.0+ OR MIT) // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/* /*
* Copyright (C) 2019 Icenowy Zheng <icenowy@aosc.io> * Copyright (C) 2019 Icenowy Zheng <icenowy@aosc.io>
* Copyright (C) 2021 Tobias Schramm <t.schramm@manjaro.org>
*/ */
#include "sun8i-v3s.dtsi" #include "sun8i-v3s.dtsi"
/ {
soc {
i2s0: i2s@1c22000 {
#sound-dai-cells = <0>;
compatible = "allwinner,sun8i-v3-i2s",
"allwinner,sun8i-h3-i2s";
reg = <0x01c22000 0x400>;
interrupts = <GIC_SPI 13 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&ccu CLK_BUS_I2S0>, <&ccu CLK_I2S0>;
clock-names = "apb", "mod";
dmas = <&dma 3>, <&dma 3>;
dma-names = "rx", "tx";
pinctrl-names = "default";
pinctrl-0 = <&i2s0_pins>;
resets = <&ccu RST_BUS_I2S0>;
status = "disabled";
};
};
};
&ccu { &ccu {
compatible = "allwinner,sun8i-v3-ccu"; compatible = "allwinner,sun8i-v3-ccu";
}; };
@ -30,6 +51,11 @@
&pio { &pio {
compatible = "allwinner,sun8i-v3-pinctrl"; compatible = "allwinner,sun8i-v3-pinctrl";
i2s0_pins: i2s0-pins {
pins = "PG10", "PG11", "PG12", "PG13";
function = "i2s";
};
uart1_pg_pins: uart1-pg-pins { uart1_pg_pins: uart1-pg-pins {
pins = "PG6", "PG7"; pins = "PG6", "PG7";
function = "uart1"; function = "uart1";