[MIPS] SMTC: Synchronize cp0 counters on bootup.
Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
This commit is contained in:
parent
cb56837ea5
commit
64c590b7a6
|
@ -476,6 +476,7 @@ void mipsmt_prepare_cpus(void)
|
||||||
write_vpe_c0_compare(0);
|
write_vpe_c0_compare(0);
|
||||||
/* Propagate Config7 */
|
/* Propagate Config7 */
|
||||||
write_vpe_c0_config7(read_c0_config7());
|
write_vpe_c0_config7(read_c0_config7());
|
||||||
|
write_vpe_c0_count(read_c0_count());
|
||||||
}
|
}
|
||||||
/* enable multi-threading within VPE */
|
/* enable multi-threading within VPE */
|
||||||
write_vpe_c0_vpecontrol(read_vpe_c0_vpecontrol() | VPECONTROL_TE);
|
write_vpe_c0_vpecontrol(read_vpe_c0_vpecontrol() | VPECONTROL_TE);
|
||||||
|
|
Loading…
Reference in New Issue