can: flexcan: add missing register definitions
This patch adds some missing register definitions, which are needed in an upcoming patch. Signed-off-by: Marc Kleine-Budde <mkl@pengutronix.de>
This commit is contained in:
parent
3abbac0b5d
commit
62d1086e87
|
@ -55,7 +55,7 @@
|
|||
#define FLEXCAN_MCR_WAK_SRC BIT(19)
|
||||
#define FLEXCAN_MCR_DOZE BIT(18)
|
||||
#define FLEXCAN_MCR_SRX_DIS BIT(17)
|
||||
#define FLEXCAN_MCR_BCC BIT(16)
|
||||
#define FLEXCAN_MCR_IRMQ BIT(16)
|
||||
#define FLEXCAN_MCR_LPRIO_EN BIT(13)
|
||||
#define FLEXCAN_MCR_AEN BIT(12)
|
||||
#define FLEXCAN_MCR_MAXMB(x) ((x) & 0x7f)
|
||||
|
@ -213,7 +213,10 @@ struct flexcan_regs {
|
|||
u32 imask1; /* 0x28 */
|
||||
u32 iflag2; /* 0x2c */
|
||||
u32 iflag1; /* 0x30 */
|
||||
u32 ctrl2; /* 0x34 */
|
||||
union { /* 0x34 */
|
||||
u32 gfwr_mx28; /* MX28, MX53 */
|
||||
u32 ctrl2; /* MX6, VF610 */
|
||||
};
|
||||
u32 esr2; /* 0x38 */
|
||||
u32 imeur; /* 0x3c */
|
||||
u32 lrfr; /* 0x40 */
|
||||
|
@ -232,7 +235,11 @@ struct flexcan_regs {
|
|||
* size conf'ed via ctrl2::RFFN
|
||||
* (mx6, vf610)
|
||||
*/
|
||||
u32 _reserved4[408];
|
||||
u32 _reserved4[256]; /* 0x480 */
|
||||
u32 rximr[64]; /* 0x880 */
|
||||
u32 _reserved5[24]; /* 0x980 */
|
||||
u32 gfwr_mx6; /* 0x9e0 - MX6 */
|
||||
u32 _reserved6[63]; /* 0x9e4 */
|
||||
u32 mecr; /* 0xae0 */
|
||||
u32 erriar; /* 0xae4 */
|
||||
u32 erridpr; /* 0xae8 */
|
||||
|
|
Loading…
Reference in New Issue