ath10k: Add optional qdss clk
The WiFi firmware found on sm8150 requires that the QDSS clock is ticking in order to operate, so add an optional clock to the binding to allow this to be specified in the sm8150 dts and add the clock to the list of clocks in the driver. Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Acked-by: Rob Herring <robh@kernel.org> Signed-off-by: Kalle Valo <kvalo@codeaurora.org>
This commit is contained in:
parent
63ec5cbc31
commit
57a3b60ddb
|
@ -50,7 +50,7 @@ Optional properties:
|
||||||
entry in clock-names.
|
entry in clock-names.
|
||||||
- clock-names: Should contain the clock names "wifi_wcss_cmd", "wifi_wcss_ref",
|
- clock-names: Should contain the clock names "wifi_wcss_cmd", "wifi_wcss_ref",
|
||||||
"wifi_wcss_rtc" for "qcom,ipq4019-wifi" compatible target and
|
"wifi_wcss_rtc" for "qcom,ipq4019-wifi" compatible target and
|
||||||
"cxo_ref_clk_pin" for "qcom,wcn3990-wifi"
|
"cxo_ref_clk_pin" and optionally "qdss" for "qcom,wcn3990-wifi"
|
||||||
compatible target.
|
compatible target.
|
||||||
- qcom,msi_addr: MSI interrupt address.
|
- qcom,msi_addr: MSI interrupt address.
|
||||||
- qcom,msi_base: Base value to add before writing MSI data into
|
- qcom,msi_base: Base value to add before writing MSI data into
|
||||||
|
|
|
@ -46,7 +46,7 @@ static const char * const ath10k_regulators[] = {
|
||||||
};
|
};
|
||||||
|
|
||||||
static const char * const ath10k_clocks[] = {
|
static const char * const ath10k_clocks[] = {
|
||||||
"cxo_ref_clk_pin",
|
"cxo_ref_clk_pin", "qdss",
|
||||||
};
|
};
|
||||||
|
|
||||||
static void ath10k_snoc_htc_tx_cb(struct ath10k_ce_pipe *ce_state);
|
static void ath10k_snoc_htc_tx_cb(struct ath10k_ce_pipe *ce_state);
|
||||||
|
|
Loading…
Reference in New Issue