ARM: ux500: add SCU and WD to device tree
The Ux500 like other Cortex-A9 SoC's has a Snoop Control Unit (SCU) and a Watchdog in the same address range as the local timers. Add these to the SoC device tree. Signed-off-by: Linus Walleij <linus.walleij@linaro.org> Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
parent
bc2ad8ffd8
commit
487934109d
|
@ -185,6 +185,11 @@
|
|||
<0xa0410100 0x100>;
|
||||
};
|
||||
|
||||
scu@a04100000 {
|
||||
compatible = "arm,cortex-a9-scu";
|
||||
reg = <0xa0410000 0x100>;
|
||||
};
|
||||
|
||||
L2: l2-cache {
|
||||
compatible = "arm,pl310-cache";
|
||||
reg = <0xa0412000 0x1000>;
|
||||
|
@ -245,6 +250,13 @@
|
|||
clocks = <&smp_twd_clk>;
|
||||
};
|
||||
|
||||
watchdog@a0410620 {
|
||||
compatible = "arm,cortex-a9-twd-wdt";
|
||||
reg = <0xa0410620 0x20>;
|
||||
interrupts = <1 14 0x304>;
|
||||
clocks = <&smp_twd_clk>;
|
||||
};
|
||||
|
||||
rtc@80154000 {
|
||||
compatible = "arm,rtc-pl031", "arm,primecell";
|
||||
reg = <0x80154000 0x1000>;
|
||||
|
|
Loading…
Reference in New Issue