hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Staging: ipack/devices/ipoctal: Directly use ioread/iowrite function. 

Signed-off-by: Jens Taprogge <jens.taprogge@taprogge.org>
Signed-off-by: Samuel Iglesias Gonsalvez <siglesias@igalia.com>
Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
This commit is contained in:
Jens Taprogge 2012-09-12 14:55:27 +02:00 committed by Greg Kroah-Hartman
parent 70a32811e5
commit 459e6d7c93
1 changed files with 41 additions and 110 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

151
drivers/staging/ipack/devices/ipoctal.c
View File

@ -56,26 +56,6 @@ struct ipoctal {
/* Linked list to save the registered devices */ /* Linked list to save the registered devices */
static LIST_HEAD(ipoctal_list); static LIST_HEAD(ipoctal_list);
static inline void ipoctal_write_io_reg(struct ipoctal *ipoctal,
u8 __iomem *dest,
u8 value)
{
iowrite8(value, dest);
}
static inline void ipoctal_write_cr_cmd(struct ipoctal *ipoctal,
u8 __iomem *dest,
u8 value)
{
ipoctal_write_io_reg(ipoctal, dest, value);
}
static inline unsigned char ipoctal_read_io_reg(struct ipoctal *ipoctal,
u8 __iomem *src)
{
return ioread8(src);
}
static struct ipoctal *ipoctal_find_board(struct tty_struct *tty) static struct ipoctal *ipoctal_find_board(struct tty_struct *tty)
{ {
struct ipoctal *p; struct ipoctal *p;
@ -102,8 +82,7 @@ static int ipoctal_port_activate(struct tty_port *port, struct tty_struct *tty)
} }
channel = &ipoctal->channel[tty->index]; channel = &ipoctal->channel[tty->index];
ipoctal_write_io_reg(ipoctal, &channel->regs->w.cr, iowrite8(CR_ENABLE_RX, &channel->regs->w.cr);
CR_ENABLE_RX);
return 0; return 0;
} }
@ -216,10 +195,8 @@ static int ipoctal_irq_handler(void *arg)
* The HW is organized in pair of channels. * The HW is organized in pair of channels.
* See which register we need to read from * See which register we need to read from
*/ */
isr = ipoctal_read_io_reg(ipoctal, isr = ioread8(&channel->block_regs->r.isr);
&channel->block_regs->r.isr); sr = ioread8(&channel->regs->r.sr);
sr = ipoctal_read_io_reg(ipoctal,
&channel->regs->r.sr);
if ((ichannel % 2) == 1) { if ((ichannel % 2) == 1) {
isr_tx_rdy = isr & ISR_TxRDY_B; isr_tx_rdy = isr & ISR_TxRDY_B;
@ -235,30 +212,21 @@ static int ipoctal_irq_handler(void *arg)
if ((ipoctal->board_id == IPACK1_DEVICE_ID_SBS_OCTAL_485) && if ((ipoctal->board_id == IPACK1_DEVICE_ID_SBS_OCTAL_485) &&
(sr & SR_TX_EMPTY) && (sr & SR_TX_EMPTY) &&
(channel->nb_bytes == 0)) { (channel->nb_bytes == 0)) {
ipoctal_write_io_reg(ipoctal, iowrite8(CR_DISABLE_TX, &channel->regs->w.cr);
&channel->regs->w.cr, iowrite8(CR_CMD_NEGATE_RTSN, &channel->regs->w.cr);
CR_DISABLE_TX); iowrite8(CR_ENABLE_RX, &channel->regs->w.cr);
ipoctal_write_cr_cmd(ipoctal,
&channel->regs->w.cr,
CR_CMD_NEGATE_RTSN);
ipoctal_write_io_reg(ipoctal,
&channel->regs->w.cr,
CR_ENABLE_RX);
ipoctal->write = 1; ipoctal->write = 1;
wake_up_interruptible(&channel->queue); wake_up_interruptible(&channel->queue);
} }
/* RX data */ /* RX data */
if (isr_rx_rdy && (sr & SR_RX_READY)) { if (isr_rx_rdy && (sr & SR_RX_READY)) {
value = ipoctal_read_io_reg(ipoctal, value = ioread8(&channel->regs->r.rhr);
&channel->regs->r.rhr);
flag = TTY_NORMAL; flag = TTY_NORMAL;
/* Error: count statistics */ /* Error: count statistics */
if (sr & SR_ERROR) { if (sr & SR_ERROR) {
ipoctal_write_cr_cmd(ipoctal, iowrite8(CR_CMD_RESET_ERR_STATUS, &channel->regs->w.cr);
&channel->regs->w.cr,
CR_CMD_RESET_ERR_STATUS);
if (sr & SR_OVERRUN_ERROR) { if (sr & SR_OVERRUN_ERROR) {
channel->stats.overrun_err++; channel->stats.overrun_err++;
@ -292,9 +260,7 @@ static int ipoctal_irq_handler(void *arg)
} }
value = channel->tty_port.xmit_buf[*pointer_write]; value = channel->tty_port.xmit_buf[*pointer_write];
ipoctal_write_io_reg(ipoctal, iowrite8(value, &channel->regs->w.thr);
&channel->regs->w.thr,
value);
channel->stats.tx++; channel->stats.tx++;
channel->count_wr++; channel->count_wr++;
(*pointer_write)++; (*pointer_write)++;
@ -405,37 +371,22 @@ static int ipoctal_inst_slot(struct ipoctal *ipoctal, unsigned int bus_nr,
channel->regs = chan_regs + i; channel->regs = chan_regs + i;
channel->block_regs = block_regs + (i >> 1); channel->block_regs = block_regs + (i >> 1);
ipoctal_write_io_reg(ipoctal, &channel->regs->w.cr, iowrite8(CR_DISABLE_RX | CR_DISABLE_TX, &channel->regs->w.cr);
CR_DISABLE_RX | CR_DISABLE_TX); iowrite8(CR_CMD_RESET_RX, &channel->regs->w.cr);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr, iowrite8(CR_CMD_RESET_TX, &channel->regs->w.cr);
CR_CMD_RESET_RX); iowrite8(MR1_CHRL_8_BITS | MR1_ERROR_CHAR | MR1_RxINT_RxRDY,
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr, &channel->regs->w.mr); /* mr1 */
CR_CMD_RESET_TX); iowrite8(0, &channel->regs->w.mr); /* mr2 */
ipoctal_write_io_reg(ipoctal, iowrite8(TX_CLK_9600 | RX_CLK_9600, &channel->regs->w.csr);
&channel->regs->w.mr,
MR1_CHRL_8_BITS | MR1_ERROR_CHAR |
MR1_RxINT_RxRDY); /* mr1 */
ipoctal_write_io_reg(ipoctal,
&channel->regs->w.mr,
0); /* mr2 */
ipoctal_write_io_reg(ipoctal,
&channel->regs->w.csr,
TX_CLK_9600 | RX_CLK_9600);
} }
for (i = 0; i < IP_OCTAL_NB_BLOCKS; i++) { for (i = 0; i < IP_OCTAL_NB_BLOCKS; i++) {
ipoctal_write_io_reg(ipoctal, iowrite8(ACR_BRG_SET2, &block_regs[i].w.acr);
&block_regs[i].w.acr, iowrite8(OPCR_MPP_OUTPUT | OPCR_MPOa_RTSN | OPCR_MPOb_RTSN,
ACR_BRG_SET2); &block_regs[i].w.opcr);
ipoctal_write_io_reg(ipoctal, iowrite8(IMR_TxRDY_A | IMR_RxRDY_FFULL_A | IMR_DELTA_BREAK_A |
&block_regs[i].w.opcr, IMR_TxRDY_B | IMR_RxRDY_FFULL_B | IMR_DELTA_BREAK_B,
OPCR_MPP_OUTPUT | OPCR_MPOa_RTSN | &block_regs[i].w.imr);
OPCR_MPOb_RTSN);
ipoctal_write_io_reg(ipoctal,
&block_regs[i].w.imr,
IMR_TxRDY_A | IMR_RxRDY_FFULL_A |
IMR_DELTA_BREAK_A | IMR_TxRDY_B |
IMR_RxRDY_FFULL_B | IMR_DELTA_BREAK_B);
} }
/* /*
@ -504,8 +455,7 @@ static int ipoctal_inst_slot(struct ipoctal *ipoctal, unsigned int bus_nr,
* Enable again the RX. TX will be enabled when * Enable again the RX. TX will be enabled when
* there is something to send * there is something to send
*/ */
ipoctal_write_io_reg(ipoctal, &channel->regs->w.cr, iowrite8(CR_ENABLE_RX, &channel->regs->w.cr);
CR_ENABLE_RX);
} }
return 0; return 0;
@ -553,25 +503,17 @@ static int ipoctal_write(struct ipoctal *ipoctal, unsigned int ichannel,
/* As the IP-OCTAL 485 only supports half duplex, do it manually */ /* As the IP-OCTAL 485 only supports half duplex, do it manually */
if (ipoctal->board_id == IPACK1_DEVICE_ID_SBS_OCTAL_485) { if (ipoctal->board_id == IPACK1_DEVICE_ID_SBS_OCTAL_485) {
ipoctal_write_io_reg(ipoctal, iowrite8(CR_DISABLE_RX, &channel->regs->w.cr);
&channel->regs->w.cr, iowrite8(CR_CMD_ASSERT_RTSN, &channel->regs->w.cr);
CR_DISABLE_RX);
ipoctal_write_cr_cmd(ipoctal,
&channel->regs->w.cr,
CR_CMD_ASSERT_RTSN);
} }
/* /*
* Send a packet and then disable TX to avoid failure after several send * Send a packet and then disable TX to avoid failure after several send
* operations * operations
*/ */
ipoctal_write_io_reg(ipoctal, iowrite8(CR_ENABLE_TX, &channel->regs->w.cr);
&channel->regs->w.cr,
CR_ENABLE_TX);
wait_event_interruptible(channel->queue, ipoctal->write); wait_event_interruptible(channel->queue, ipoctal->write);
ipoctal_write_io_reg(ipoctal, iowrite8(CR_DISABLE_TX, &channel->regs->w.cr);
&channel->regs->w.cr,
CR_DISABLE_TX);
ipoctal->write = 0; ipoctal->write = 0;
return channel->count_wr; return channel->count_wr;
@ -615,16 +557,11 @@ static void ipoctal_set_termios(struct tty_struct *tty,
cflag = tty->termios->c_cflag; cflag = tty->termios->c_cflag;
/* Disable and reset everything before change the setup */ /* Disable and reset everything before change the setup */
ipoctal_write_io_reg(ipoctal, &channel->regs->w.cr, iowrite8(CR_DISABLE_RX | CR_DISABLE_TX, &channel->regs->w.cr);
CR_DISABLE_RX | CR_DISABLE_TX); iowrite8(CR_CMD_RESET_RX, &channel->regs->w.cr);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr, iowrite8(CR_CMD_RESET_TX, &channel->regs->w.cr);
CR_CMD_RESET_RX); iowrite8(CR_CMD_RESET_ERR_STATUS, &channel->regs->w.cr);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr, iowrite8(CR_CMD_RESET_MR, &channel->regs->w.cr);
CR_CMD_RESET_TX);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr,
CR_CMD_RESET_ERR_STATUS);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr,
CR_CMD_RESET_MR);
/* Set Bits per chars */ /* Set Bits per chars */
switch (cflag & CSIZE) { switch (cflag & CSIZE) {
@ -737,13 +674,12 @@ static void ipoctal_set_termios(struct tty_struct *tty,
mr1 |= MR1_RxINT_RxRDY; mr1 |= MR1_RxINT_RxRDY;
/* Write the control registers */ /* Write the control registers */
ipoctal_write_io_reg(ipoctal, &channel->regs->w.mr, mr1); iowrite8(mr1, &channel->regs->w.mr);
ipoctal_write_io_reg(ipoctal, &channel->regs->w.mr, mr2); iowrite8(mr2, &channel->regs->w.mr);
ipoctal_write_io_reg(ipoctal, &channel->regs->w.csr, csr); iowrite8(csr, &channel->regs->w.csr);
/* Enable again the RX */ /* Enable again the RX */
ipoctal_write_io_reg(ipoctal, &channel->regs->w.cr, iowrite8(CR_ENABLE_RX, &channel->regs->w.cr);
CR_ENABLE_RX);
} }
static void ipoctal_hangup(struct tty_struct *tty) static void ipoctal_hangup(struct tty_struct *tty)
@ -763,16 +699,11 @@ static void ipoctal_hangup(struct tty_struct *tty)
tty_port_hangup(&channel->tty_port); tty_port_hangup(&channel->tty_port);
ipoctal_write_io_reg(ipoctal, &channel->regs->w.cr, iowrite8(CR_DISABLE_RX | CR_DISABLE_TX, &channel->regs->w.cr);
CR_DISABLE_RX | CR_DISABLE_TX); iowrite8(CR_CMD_RESET_RX, &channel->regs->w.cr);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr, iowrite8(CR_CMD_RESET_TX, &channel->regs->w.cr);
CR_CMD_RESET_RX); iowrite8(CR_CMD_RESET_ERR_STATUS, &channel->regs->w.cr);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr, iowrite8(CR_CMD_RESET_MR, &channel->regs->w.cr);
CR_CMD_RESET_TX);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr,
CR_CMD_RESET_ERR_STATUS);
ipoctal_write_cr_cmd(ipoctal, &channel->regs->w.cr,
CR_CMD_RESET_MR);
clear_bit(ASYNCB_INITIALIZED, &channel->tty_port.flags); clear_bit(ASYNCB_INITIALIZED, &channel->tty_port.flags);
wake_up_interruptible(&channel->tty_port.open_wait); wake_up_interruptible(&channel->tty_port.open_wait);