ACPI updates for v4.11-rc1
- Update of the ACPICA code in the kernel to upstream revision 20170119 including: * Fixes related to the handling of the bit width and bit offset fields in Generic Address Structure (Lv Zheng). * ACPI resources handling fix related to invalid resource descriptors (Bob Moore). * Fix to enable implicit result conversion for several ASL library functions (Bob Moore). * Support for method invocations as target operands in AML (Bob Moore). * Fix to use a correct operand type for DeRefOf() in some situations (Bob Moore). * Utilities updates (Bob Moore, Lv Zheng). * Disassembler/debugger updates (David Box, Lv Zheng). * Build fixes (Colin Ian King, Lv Zheng). * Update of copyright notices in all files (Bob Moore). - Fix for modalias handling for SPI and I2C devices with DT-compatible identification strings (Dan O'Donovan). - Fixes for the ACPI EC and button drivers (Lv Zheng). - ACPI processor handling fix related to CPU hotplug (online/offline) on x86 (Vitaly Kuznetsov). - Suspend quirk to save/restore NVS memory over S3 transitions for Lenovo G50-45 (Zhang Rui). - Message formatting fix for the ACPI APEI code (Colin Ian King). -----BEGIN PGP SIGNATURE----- Version: GnuPG v2 iQIcBAABCAAGBQJYq3J5AAoJEILEb/54YlRx9UcP/0434BwmytZkmo5vKGtmzyuE G4RoVNgCegq6BX8KxbML6UHHb+z7XlSHgH3mTU+Csin3OOQ4w3rgDyhwUEK2mWBO 5bU1hwHRZfy4cpPGrAVDdAXSARJRaRBrl4Y8nZx2SD34WCVzMZJVEvBPPkjVFJP0 1XQuGvteORcuOD5Sc1XfEStsJUVo5Uim9IaF0tHrdXhkrlsNWgMTIxt9TIKdUOJ0 JtPK/qNQz5xK4DYo5ny9yLEAxhUFmHoQZzRLWST27eeIxtSZLAErk/Jp64sSQ1uK tsHD++7PrjfniHxp+uVPZKi3BexM1CyvQ7sv/amQILgH4cUhWBx7kNZtb85muwWw OlgkFZino19oKmdu0w/1KgLAQ71PDo+oMcc+yR1PFWwGhaYR3n/MEsjmQI8/VvcA PrCOOrsrW4CNZGf6nN9xunsXMMXacWMdQBV0TspXRRmtFnXdSixp7AurJl8UFg7u 7j8vUgn2HVOIvEnBxVQCOFT2nZLyEzRL+gXNjWxGs3WJsUlYGKjD7f/SGgo3ztQh 4VxX0aXWk1vSQ/X1sszhF4GWHIgeeYYY06gvH0cXImRZhI5X0hrLuJrNt5vxoP+u RzsXGuHZ5VA0YxEHOPq/o7EmG1va0JnbuyGFvdR3QUOsqIG1Z/+5DZzdJybm0chq E+/X0juoMuY/ZB0BXi6t =aJJ+ -----END PGP SIGNATURE----- Merge tag 'acpi-4.11-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/rafael/linux-pm Pull ACPI updates from Rafael Wysocki: "These update the ACPICA code in the kernel to upstream revision 20170119, which among other things updates copyright notices in all of the ACPICA files, fix a couple of issues in the ACPI EC and button drivers, fix modalias handling for non-discoverable devices with DT-compatible identification strings, add a suspend quirk for one platform and fix a message in the APEI code. Specifics: - Update of the ACPICA code in the kernel to upstream revision 20170119 including: + Fixes related to the handling of the bit width and bit offset fields in Generic Address Structure (Lv Zheng) + ACPI resources handling fix related to invalid resource descriptors (Bob Moore) + Fix to enable implicit result conversion for several ASL library functions (Bob Moore) + Support for method invocations as target operands in AML (Bob Moore) + Fix to use a correct operand type for DeRefOf() in some situations (Bob Moore) + Utilities updates (Bob Moore, Lv Zheng) + Disassembler/debugger updates (David Box, Lv Zheng) + Build fixes (Colin Ian King, Lv Zheng) + Update of copyright notices in all files (Bob Moore) - Fix for modalias handling for SPI and I2C devices with DT-compatible identification strings (Dan O'Donovan) - Fixes for the ACPI EC and button drivers (Lv Zheng) - ACPI processor handling fix related to CPU hotplug (online/offline) on x86 (Vitaly Kuznetsov) - Suspend quirk to save/restore NVS memory over S3 transitions for Lenovo G50-45 (Zhang Rui) - Message formatting fix for the ACPI APEI code (Colin Ian King)" * tag 'acpi-4.11-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/rafael/linux-pm: (32 commits) ACPICA: Update version to 20170119 ACPICA: Tools: Update common signon, remove compilation bit width ACPICA: Source tree: Update copyright notices to 2017 ACPICA: Linuxize: Restore and fix Intel compiler build x86/ACPI: keep x86_cpu_to_acpiid mapping valid on CPU hotplug spi: acpi: Initialize modalias from of_compatible i2c: acpi: Initialize info.type from of_compatible ACPI / bus: Introduce acpi_of_modalias() equiv of of_modalias_node() ACPI: save NVS memory for Lenovo G50-45 ACPI, APEI, EINJ: fix malformed newline escape ACPI / button: Remove lid_init_state=method mode ACPI / button: Change default behavior to lid_init_state=open ACPI / EC: Use busy polling mode when GPE is not enabled ACPI / EC: Remove old CLEAR_ON_RESUME quirk ACPICA: Update version to 20161222 ACPICA: Parser: Update parse info table for some operators ACPICA: Fix a problem with recent extra support for control method invocations ACPICA: Parser: Allow method invocations as target operands ACPICA: Fix for implicit result conversion for the ToXXX functions ACPICA: Resources: Not a valid resource if buffer length too long ..
This commit is contained in:
commit
43e31e4047
|
@ -59,28 +59,20 @@ button driver uses the following 3 modes in order not to trigger issues.
|
||||||
If the userspace hasn't been prepared to ignore the unreliable "opened"
|
If the userspace hasn't been prepared to ignore the unreliable "opened"
|
||||||
events and the unreliable initial state notification, Linux users can use
|
events and the unreliable initial state notification, Linux users can use
|
||||||
the following kernel parameters to handle the possible issues:
|
the following kernel parameters to handle the possible issues:
|
||||||
A. button.lid_init_state=method:
|
A. button.lid_init_state=open:
|
||||||
When this option is specified, the ACPI button driver reports the
|
|
||||||
initial lid state using the returning value of the _LID control method
|
|
||||||
and whether the "opened"/"closed" events are paired fully relies on the
|
|
||||||
firmware implementation.
|
|
||||||
This option can be used to fix some platforms where the returning value
|
|
||||||
of the _LID control method is reliable but the initial lid state
|
|
||||||
notification is missing.
|
|
||||||
This option is the default behavior during the period the userspace
|
|
||||||
isn't ready to handle the buggy AML tables.
|
|
||||||
B. button.lid_init_state=open:
|
|
||||||
When this option is specified, the ACPI button driver always reports the
|
When this option is specified, the ACPI button driver always reports the
|
||||||
initial lid state as "opened" and whether the "opened"/"closed" events
|
initial lid state as "opened" and whether the "opened"/"closed" events
|
||||||
are paired fully relies on the firmware implementation.
|
are paired fully relies on the firmware implementation.
|
||||||
This may fix some platforms where the returning value of the _LID
|
This may fix some platforms where the returning value of the _LID
|
||||||
control method is not reliable and the initial lid state notification is
|
control method is not reliable and the initial lid state notification is
|
||||||
missing.
|
missing.
|
||||||
|
This option is the default behavior during the period the userspace
|
||||||
|
isn't ready to handle the buggy AML tables.
|
||||||
|
|
||||||
If the userspace has been prepared to ignore the unreliable "opened" events
|
If the userspace has been prepared to ignore the unreliable "opened" events
|
||||||
and the unreliable initial state notification, Linux users should always
|
and the unreliable initial state notification, Linux users should always
|
||||||
use the following kernel parameter:
|
use the following kernel parameter:
|
||||||
C. button.lid_init_state=ignore:
|
B. button.lid_init_state=ignore:
|
||||||
When this option is specified, the ACPI button driver never reports the
|
When this option is specified, the ACPI button driver never reports the
|
||||||
initial lid state and there is a compensation mechanism implemented to
|
initial lid state and there is a compensation mechanism implemented to
|
||||||
ensure that the reliable "closed" notifications can always be delievered
|
ensure that the reliable "closed" notifications can always be delievered
|
||||||
|
|
|
@ -887,7 +887,8 @@ static int _acpi_map_lsapic(acpi_handle handle, int physid, int *pcpu)
|
||||||
}
|
}
|
||||||
|
|
||||||
/* wrapper to silence section mismatch warning */
|
/* wrapper to silence section mismatch warning */
|
||||||
int __ref acpi_map_cpu(acpi_handle handle, phys_cpuid_t physid, int *pcpu)
|
int __ref acpi_map_cpu(acpi_handle handle, phys_cpuid_t physid, u32 acpi_id,
|
||||||
|
int *pcpu)
|
||||||
{
|
{
|
||||||
return _acpi_map_lsapic(handle, physid, pcpu);
|
return _acpi_map_lsapic(handle, physid, pcpu);
|
||||||
}
|
}
|
||||||
|
|
|
@ -724,11 +724,12 @@ int acpi_map_cpu2node(acpi_handle handle, int cpu, int physid)
|
||||||
return 0;
|
return 0;
|
||||||
}
|
}
|
||||||
|
|
||||||
int acpi_map_cpu(acpi_handle handle, phys_cpuid_t physid, int *pcpu)
|
int acpi_map_cpu(acpi_handle handle, phys_cpuid_t physid, u32 acpi_id,
|
||||||
|
int *pcpu)
|
||||||
{
|
{
|
||||||
int cpu;
|
int cpu;
|
||||||
|
|
||||||
cpu = acpi_register_lapic(physid, U32_MAX, ACPI_MADT_ENABLED);
|
cpu = acpi_register_lapic(physid, acpi_id, ACPI_MADT_ENABLED);
|
||||||
if (cpu < 0) {
|
if (cpu < 0) {
|
||||||
pr_info(PREFIX "Unable to map lapic to logical cpu number\n");
|
pr_info(PREFIX "Unable to map lapic to logical cpu number\n");
|
||||||
return cpu;
|
return cpu;
|
||||||
|
|
|
@ -165,7 +165,7 @@ static int acpi_processor_errata(void)
|
||||||
|
|
||||||
#ifdef CONFIG_ACPI_HOTPLUG_CPU
|
#ifdef CONFIG_ACPI_HOTPLUG_CPU
|
||||||
int __weak acpi_map_cpu(acpi_handle handle,
|
int __weak acpi_map_cpu(acpi_handle handle,
|
||||||
phys_cpuid_t physid, int *pcpu)
|
phys_cpuid_t physid, u32 acpi_id, int *pcpu)
|
||||||
{
|
{
|
||||||
return -ENODEV;
|
return -ENODEV;
|
||||||
}
|
}
|
||||||
|
@ -203,7 +203,7 @@ static int acpi_processor_hotadd_init(struct acpi_processor *pr)
|
||||||
cpu_maps_update_begin();
|
cpu_maps_update_begin();
|
||||||
cpu_hotplug_begin();
|
cpu_hotplug_begin();
|
||||||
|
|
||||||
ret = acpi_map_cpu(pr->handle, pr->phys_id, &pr->id);
|
ret = acpi_map_cpu(pr->handle, pr->phys_id, pr->acpi_id, &pr->id);
|
||||||
if (ret)
|
if (ret)
|
||||||
goto out;
|
goto out;
|
||||||
|
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -51,26 +51,26 @@
|
||||||
/* Common info for tool signons */
|
/* Common info for tool signons */
|
||||||
|
|
||||||
#define ACPICA_NAME "Intel ACPI Component Architecture"
|
#define ACPICA_NAME "Intel ACPI Component Architecture"
|
||||||
#define ACPICA_COPYRIGHT "Copyright (c) 2000 - 2016 Intel Corporation"
|
#define ACPICA_COPYRIGHT "Copyright (c) 2000 - 2017 Intel Corporation"
|
||||||
|
|
||||||
#if ACPI_MACHINE_WIDTH == 64
|
#if ACPI_MACHINE_WIDTH == 64
|
||||||
#define ACPI_WIDTH "-64"
|
#define ACPI_WIDTH " (64-bit version)"
|
||||||
|
|
||||||
#elif ACPI_MACHINE_WIDTH == 32
|
#elif ACPI_MACHINE_WIDTH == 32
|
||||||
#define ACPI_WIDTH "-32"
|
#define ACPI_WIDTH " (32-bit version)"
|
||||||
|
|
||||||
#else
|
#else
|
||||||
#error unknown ACPI_MACHINE_WIDTH
|
#error unknown ACPI_MACHINE_WIDTH
|
||||||
#define ACPI_WIDTH "-??"
|
#define ACPI_WIDTH " (unknown bit width, not 32 or 64)"
|
||||||
|
|
||||||
#endif
|
#endif
|
||||||
|
|
||||||
/* Macros for signons and file headers */
|
/* Macros for signons and file headers */
|
||||||
|
|
||||||
#define ACPI_COMMON_SIGNON(utility_name) \
|
#define ACPI_COMMON_SIGNON(utility_name) \
|
||||||
"\n%s\n%s version %8.8X%s\n%s\n\n", \
|
"\n%s\n%s version %8.8X\n%s\n\n", \
|
||||||
ACPICA_NAME, \
|
ACPICA_NAME, \
|
||||||
utility_name, ((u32) ACPI_CA_VERSION), ACPI_WIDTH, \
|
utility_name, ((u32) ACPI_CA_VERSION), \
|
||||||
ACPICA_COPYRIGHT
|
ACPICA_COPYRIGHT
|
||||||
|
|
||||||
#define ACPI_COMMON_HEADER(utility_name, prefix) \
|
#define ACPI_COMMON_HEADER(utility_name, prefix) \
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -770,7 +770,7 @@ union acpi_parse_value {
|
||||||
char *operator_symbol;/* Used for C-style operator name strings */\
|
char *operator_symbol;/* Used for C-style operator name strings */\
|
||||||
char aml_op_name[16]) /* Op name (debug only) */
|
char aml_op_name[16]) /* Op name (debug only) */
|
||||||
|
|
||||||
/* Flags for disasm_flags field above */
|
/* Internal opcodes for disasm_opcode field above */
|
||||||
|
|
||||||
#define ACPI_DASM_BUFFER 0x00 /* Buffer is a simple data buffer */
|
#define ACPI_DASM_BUFFER 0x00 /* Buffer is a simple data buffer */
|
||||||
#define ACPI_DASM_RESOURCE 0x01 /* Buffer is a Resource Descriptor */
|
#define ACPI_DASM_RESOURCE 0x01 /* Buffer is a Resource Descriptor */
|
||||||
|
@ -783,7 +783,10 @@ union acpi_parse_value {
|
||||||
#define ACPI_DASM_LNOT_PREFIX 0x08 /* Start of a Lnot_equal (etc.) pair of opcodes */
|
#define ACPI_DASM_LNOT_PREFIX 0x08 /* Start of a Lnot_equal (etc.) pair of opcodes */
|
||||||
#define ACPI_DASM_LNOT_SUFFIX 0x09 /* End of a Lnot_equal (etc.) pair of opcodes */
|
#define ACPI_DASM_LNOT_SUFFIX 0x09 /* End of a Lnot_equal (etc.) pair of opcodes */
|
||||||
#define ACPI_DASM_HID_STRING 0x0A /* String is a _HID or _CID */
|
#define ACPI_DASM_HID_STRING 0x0A /* String is a _HID or _CID */
|
||||||
#define ACPI_DASM_IGNORE 0x0B /* Not used at this time */
|
#define ACPI_DASM_IGNORE_SINGLE 0x0B /* Ignore the opcode but not it's children */
|
||||||
|
#define ACPI_DASM_SWITCH_PREDICATE 0x0C /* Object is a predicate for a Switch or Case block */
|
||||||
|
#define ACPI_DASM_CASE 0x0D /* If/Else is a Case in a Switch/Case block */
|
||||||
|
#define ACPI_DASM_DEFAULT 0x0E /* Else is a Default in a Switch/Case block */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Generic operation (for example: If, While, Store)
|
* Generic operation (for example: If, While, Store)
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -46,7 +46,7 @@
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Extract data using a pointer. Any more than a byte and we
|
* Extract data using a pointer. Any more than a byte and we
|
||||||
* get into potential aligment issues -- see the STORE macros below.
|
* get into potential alignment issues -- see the STORE macros below.
|
||||||
* Use with care.
|
* Use with care.
|
||||||
*/
|
*/
|
||||||
#define ACPI_CAST8(ptr) ACPI_CAST_PTR (u8, (ptr))
|
#define ACPI_CAST8(ptr) ACPI_CAST_PTR (u8, (ptr))
|
||||||
|
@ -63,7 +63,7 @@
|
||||||
#define ACPI_SET64(ptr, val) (*ACPI_CAST64 (ptr) = (u64) (val))
|
#define ACPI_SET64(ptr, val) (*ACPI_CAST64 (ptr) = (u64) (val))
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* printf() format helper. This macros is a workaround for the difficulties
|
* printf() format helper. This macro is a workaround for the difficulties
|
||||||
* with emitting 64-bit integers and 64-bit pointers with the same code
|
* with emitting 64-bit integers and 64-bit pointers with the same code
|
||||||
* for both 32-bit and 64-bit hosts.
|
* for both 32-bit and 64-bit hosts.
|
||||||
*/
|
*/
|
||||||
|
@ -260,8 +260,70 @@
|
||||||
|
|
||||||
#define ACPI_IS_MISALIGNED(value) (((acpi_size) value) & (sizeof(acpi_size)-1))
|
#define ACPI_IS_MISALIGNED(value) (((acpi_size) value) & (sizeof(acpi_size)-1))
|
||||||
|
|
||||||
|
/* Generic bit manipulation */
|
||||||
|
|
||||||
|
#ifndef ACPI_USE_NATIVE_BIT_FINDER
|
||||||
|
|
||||||
|
#define __ACPI_FIND_LAST_BIT_2(a, r) ((((u8) (a)) & 0x02) ? (r)+1 : (r))
|
||||||
|
#define __ACPI_FIND_LAST_BIT_4(a, r) ((((u8) (a)) & 0x0C) ? \
|
||||||
|
__ACPI_FIND_LAST_BIT_2 ((a)>>2, (r)+2) : \
|
||||||
|
__ACPI_FIND_LAST_BIT_2 ((a), (r)))
|
||||||
|
#define __ACPI_FIND_LAST_BIT_8(a, r) ((((u8) (a)) & 0xF0) ? \
|
||||||
|
__ACPI_FIND_LAST_BIT_4 ((a)>>4, (r)+4) : \
|
||||||
|
__ACPI_FIND_LAST_BIT_4 ((a), (r)))
|
||||||
|
#define __ACPI_FIND_LAST_BIT_16(a, r) ((((u16) (a)) & 0xFF00) ? \
|
||||||
|
__ACPI_FIND_LAST_BIT_8 ((a)>>8, (r)+8) : \
|
||||||
|
__ACPI_FIND_LAST_BIT_8 ((a), (r)))
|
||||||
|
#define __ACPI_FIND_LAST_BIT_32(a, r) ((((u32) (a)) & 0xFFFF0000) ? \
|
||||||
|
__ACPI_FIND_LAST_BIT_16 ((a)>>16, (r)+16) : \
|
||||||
|
__ACPI_FIND_LAST_BIT_16 ((a), (r)))
|
||||||
|
#define __ACPI_FIND_LAST_BIT_64(a, r) ((((u64) (a)) & 0xFFFFFFFF00000000) ? \
|
||||||
|
__ACPI_FIND_LAST_BIT_32 ((a)>>32, (r)+32) : \
|
||||||
|
__ACPI_FIND_LAST_BIT_32 ((a), (r)))
|
||||||
|
|
||||||
|
#define ACPI_FIND_LAST_BIT_8(a) ((a) ? __ACPI_FIND_LAST_BIT_8 (a, 1) : 0)
|
||||||
|
#define ACPI_FIND_LAST_BIT_16(a) ((a) ? __ACPI_FIND_LAST_BIT_16 (a, 1) : 0)
|
||||||
|
#define ACPI_FIND_LAST_BIT_32(a) ((a) ? __ACPI_FIND_LAST_BIT_32 (a, 1) : 0)
|
||||||
|
#define ACPI_FIND_LAST_BIT_64(a) ((a) ? __ACPI_FIND_LAST_BIT_64 (a, 1) : 0)
|
||||||
|
|
||||||
|
#define __ACPI_FIND_FIRST_BIT_2(a, r) ((((u8) (a)) & 0x01) ? (r) : (r)+1)
|
||||||
|
#define __ACPI_FIND_FIRST_BIT_4(a, r) ((((u8) (a)) & 0x03) ? \
|
||||||
|
__ACPI_FIND_FIRST_BIT_2 ((a), (r)) : \
|
||||||
|
__ACPI_FIND_FIRST_BIT_2 ((a)>>2, (r)+2))
|
||||||
|
#define __ACPI_FIND_FIRST_BIT_8(a, r) ((((u8) (a)) & 0x0F) ? \
|
||||||
|
__ACPI_FIND_FIRST_BIT_4 ((a), (r)) : \
|
||||||
|
__ACPI_FIND_FIRST_BIT_4 ((a)>>4, (r)+4))
|
||||||
|
#define __ACPI_FIND_FIRST_BIT_16(a, r) ((((u16) (a)) & 0x00FF) ? \
|
||||||
|
__ACPI_FIND_FIRST_BIT_8 ((a), (r)) : \
|
||||||
|
__ACPI_FIND_FIRST_BIT_8 ((a)>>8, (r)+8))
|
||||||
|
#define __ACPI_FIND_FIRST_BIT_32(a, r) ((((u32) (a)) & 0x0000FFFF) ? \
|
||||||
|
__ACPI_FIND_FIRST_BIT_16 ((a), (r)) : \
|
||||||
|
__ACPI_FIND_FIRST_BIT_16 ((a)>>16, (r)+16))
|
||||||
|
#define __ACPI_FIND_FIRST_BIT_64(a, r) ((((u64) (a)) & 0x00000000FFFFFFFF) ? \
|
||||||
|
__ACPI_FIND_FIRST_BIT_32 ((a), (r)) : \
|
||||||
|
__ACPI_FIND_FIRST_BIT_32 ((a)>>32, (r)+32))
|
||||||
|
|
||||||
|
#define ACPI_FIND_FIRST_BIT_8(a) ((a) ? __ACPI_FIND_FIRST_BIT_8 (a, 1) : 0)
|
||||||
|
#define ACPI_FIND_FIRST_BIT_16(a) ((a) ? __ACPI_FIND_FIRST_BIT_16 (a, 1) : 0)
|
||||||
|
#define ACPI_FIND_FIRST_BIT_32(a) ((a) ? __ACPI_FIND_FIRST_BIT_32 (a, 1) : 0)
|
||||||
|
#define ACPI_FIND_FIRST_BIT_64(a) ((a) ? __ACPI_FIND_FIRST_BIT_64 (a, 1) : 0)
|
||||||
|
|
||||||
|
#endif /* ACPI_USE_NATIVE_BIT_FINDER */
|
||||||
|
|
||||||
/* Generic (power-of-two) rounding */
|
/* Generic (power-of-two) rounding */
|
||||||
|
|
||||||
|
#define ACPI_ROUND_UP_POWER_OF_TWO_8(a) ((u8) \
|
||||||
|
(((u16) 1) << ACPI_FIND_LAST_BIT_8 ((a) - 1)))
|
||||||
|
#define ACPI_ROUND_DOWN_POWER_OF_TWO_8(a) ((u8) \
|
||||||
|
(((u16) 1) << (ACPI_FIND_LAST_BIT_8 ((a)) - 1)))
|
||||||
|
#define ACPI_ROUND_UP_POWER_OF_TWO_16(a) ((u16) \
|
||||||
|
(((u32) 1) << ACPI_FIND_LAST_BIT_16 ((a) - 1)))
|
||||||
|
#define ACPI_ROUND_DOWN_POWER_OF_TWO_16(a) ((u16) \
|
||||||
|
(((u32) 1) << (ACPI_FIND_LAST_BIT_16 ((a)) - 1)))
|
||||||
|
#define ACPI_ROUND_UP_POWER_OF_TWO_32(a) ((u32) \
|
||||||
|
(((u64) 1) << ACPI_FIND_LAST_BIT_32 ((a) - 1)))
|
||||||
|
#define ACPI_ROUND_DOWN_POWER_OF_TWO_32(a) ((u32) \
|
||||||
|
(((u64) 1) << (ACPI_FIND_LAST_BIT_32 ((a)) - 1)))
|
||||||
#define ACPI_IS_ALIGNED(a, s) (((a) & ((s) - 1)) == 0)
|
#define ACPI_IS_ALIGNED(a, s) (((a) & ((s) - 1)) == 0)
|
||||||
#define ACPI_IS_POWER_OF_TWO(a) ACPI_IS_ALIGNED(a, a)
|
#define ACPI_IS_POWER_OF_TWO(a) ACPI_IS_ALIGNED(a, a)
|
||||||
|
|
||||||
|
@ -270,8 +332,8 @@
|
||||||
* Bit positions start at zero.
|
* Bit positions start at zero.
|
||||||
* MASK_BITS_ABOVE creates a mask starting AT the position and above
|
* MASK_BITS_ABOVE creates a mask starting AT the position and above
|
||||||
* MASK_BITS_BELOW creates a mask starting one bit BELOW the position
|
* MASK_BITS_BELOW creates a mask starting one bit BELOW the position
|
||||||
* MASK_BITS_ABOVE/BELOW accpets a bit offset to create a mask
|
* MASK_BITS_ABOVE/BELOW accepts a bit offset to create a mask
|
||||||
* MASK_BITS_ABOVE/BELOW_32/64 accpets a bit width to create a mask
|
* MASK_BITS_ABOVE/BELOW_32/64 accepts a bit width to create a mask
|
||||||
* Note: The ACPI_INTEGER_BIT_SIZE check is used to bypass compiler
|
* Note: The ACPI_INTEGER_BIT_SIZE check is used to bypass compiler
|
||||||
* differences with the shift operator
|
* differences with the shift operator
|
||||||
*/
|
*/
|
||||||
|
@ -389,7 +451,7 @@
|
||||||
*/
|
*/
|
||||||
#ifndef ACPI_NO_ERROR_MESSAGES
|
#ifndef ACPI_NO_ERROR_MESSAGES
|
||||||
/*
|
/*
|
||||||
* Error reporting. Callers module and line number are inserted by AE_INFO,
|
* Error reporting. The callers module and line number are inserted by AE_INFO,
|
||||||
* the plist contains a set of parens to allow variable-length lists.
|
* the plist contains a set of parens to allow variable-length lists.
|
||||||
* These macros are used for both the debug and non-debug versions of the code.
|
* These macros are used for both the debug and non-debug versions of the code.
|
||||||
*/
|
*/
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -92,7 +92,7 @@
|
||||||
#define ARGP_BYTELIST_OP ARGP_LIST1 (ARGP_NAMESTRING)
|
#define ARGP_BYTELIST_OP ARGP_LIST1 (ARGP_NAMESTRING)
|
||||||
#define ARGP_CONCAT_OP ARGP_LIST3 (ARGP_TERMARG, ARGP_TERMARG, ARGP_TARGET)
|
#define ARGP_CONCAT_OP ARGP_LIST3 (ARGP_TERMARG, ARGP_TERMARG, ARGP_TARGET)
|
||||||
#define ARGP_CONCAT_RES_OP ARGP_LIST3 (ARGP_TERMARG, ARGP_TERMARG, ARGP_TARGET)
|
#define ARGP_CONCAT_RES_OP ARGP_LIST3 (ARGP_TERMARG, ARGP_TERMARG, ARGP_TARGET)
|
||||||
#define ARGP_COND_REF_OF_OP ARGP_LIST2 (ARGP_NAME_OR_REF,ARGP_TARGET)
|
#define ARGP_COND_REF_OF_OP ARGP_LIST2 (ARGP_SIMPLENAME, ARGP_TARGET)
|
||||||
#define ARGP_CONNECTFIELD_OP ARGP_LIST1 (ARGP_NAMESTRING)
|
#define ARGP_CONNECTFIELD_OP ARGP_LIST1 (ARGP_NAMESTRING)
|
||||||
#define ARGP_CONTINUE_OP ARG_NONE
|
#define ARGP_CONTINUE_OP ARG_NONE
|
||||||
#define ARGP_COPY_OP ARGP_LIST2 (ARGP_TERMARG, ARGP_SIMPLENAME)
|
#define ARGP_COPY_OP ARGP_LIST2 (ARGP_TERMARG, ARGP_SIMPLENAME)
|
||||||
|
@ -105,7 +105,7 @@
|
||||||
#define ARGP_DATA_REGION_OP ARGP_LIST4 (ARGP_NAME, ARGP_TERMARG, ARGP_TERMARG, ARGP_TERMARG)
|
#define ARGP_DATA_REGION_OP ARGP_LIST4 (ARGP_NAME, ARGP_TERMARG, ARGP_TERMARG, ARGP_TERMARG)
|
||||||
#define ARGP_DEBUG_OP ARG_NONE
|
#define ARGP_DEBUG_OP ARG_NONE
|
||||||
#define ARGP_DECREMENT_OP ARGP_LIST1 (ARGP_SUPERNAME)
|
#define ARGP_DECREMENT_OP ARGP_LIST1 (ARGP_SUPERNAME)
|
||||||
#define ARGP_DEREF_OF_OP ARGP_LIST1 (ARGP_TERMARG)
|
#define ARGP_DEREF_OF_OP ARGP_LIST1 (ARGP_SUPERNAME)
|
||||||
#define ARGP_DEVICE_OP ARGP_LIST3 (ARGP_PKGLENGTH, ARGP_NAME, ARGP_OBJLIST)
|
#define ARGP_DEVICE_OP ARGP_LIST3 (ARGP_PKGLENGTH, ARGP_NAME, ARGP_OBJLIST)
|
||||||
#define ARGP_DIVIDE_OP ARGP_LIST4 (ARGP_TERMARG, ARGP_TERMARG, ARGP_TARGET, ARGP_TARGET)
|
#define ARGP_DIVIDE_OP ARGP_LIST4 (ARGP_TERMARG, ARGP_TERMARG, ARGP_TARGET, ARGP_TARGET)
|
||||||
#define ARGP_DWORD_OP ARGP_LIST1 (ARGP_DWORDDATA)
|
#define ARGP_DWORD_OP ARGP_LIST1 (ARGP_DWORDDATA)
|
||||||
|
@ -152,14 +152,14 @@
|
||||||
#define ARGP_NAMEPATH_OP ARGP_LIST1 (ARGP_NAMESTRING)
|
#define ARGP_NAMEPATH_OP ARGP_LIST1 (ARGP_NAMESTRING)
|
||||||
#define ARGP_NOOP_OP ARG_NONE
|
#define ARGP_NOOP_OP ARG_NONE
|
||||||
#define ARGP_NOTIFY_OP ARGP_LIST2 (ARGP_SUPERNAME, ARGP_TERMARG)
|
#define ARGP_NOTIFY_OP ARGP_LIST2 (ARGP_SUPERNAME, ARGP_TERMARG)
|
||||||
#define ARGP_OBJECT_TYPE_OP ARGP_LIST1 (ARGP_NAME_OR_REF)
|
#define ARGP_OBJECT_TYPE_OP ARGP_LIST1 (ARGP_SIMPLENAME)
|
||||||
#define ARGP_ONE_OP ARG_NONE
|
#define ARGP_ONE_OP ARG_NONE
|
||||||
#define ARGP_ONES_OP ARG_NONE
|
#define ARGP_ONES_OP ARG_NONE
|
||||||
#define ARGP_PACKAGE_OP ARGP_LIST3 (ARGP_PKGLENGTH, ARGP_BYTEDATA, ARGP_DATAOBJLIST)
|
#define ARGP_PACKAGE_OP ARGP_LIST3 (ARGP_PKGLENGTH, ARGP_BYTEDATA, ARGP_DATAOBJLIST)
|
||||||
#define ARGP_POWER_RES_OP ARGP_LIST5 (ARGP_PKGLENGTH, ARGP_NAME, ARGP_BYTEDATA, ARGP_WORDDATA, ARGP_OBJLIST)
|
#define ARGP_POWER_RES_OP ARGP_LIST5 (ARGP_PKGLENGTH, ARGP_NAME, ARGP_BYTEDATA, ARGP_WORDDATA, ARGP_OBJLIST)
|
||||||
#define ARGP_PROCESSOR_OP ARGP_LIST6 (ARGP_PKGLENGTH, ARGP_NAME, ARGP_BYTEDATA, ARGP_DWORDDATA, ARGP_BYTEDATA, ARGP_OBJLIST)
|
#define ARGP_PROCESSOR_OP ARGP_LIST6 (ARGP_PKGLENGTH, ARGP_NAME, ARGP_BYTEDATA, ARGP_DWORDDATA, ARGP_BYTEDATA, ARGP_OBJLIST)
|
||||||
#define ARGP_QWORD_OP ARGP_LIST1 (ARGP_QWORDDATA)
|
#define ARGP_QWORD_OP ARGP_LIST1 (ARGP_QWORDDATA)
|
||||||
#define ARGP_REF_OF_OP ARGP_LIST1 (ARGP_NAME_OR_REF)
|
#define ARGP_REF_OF_OP ARGP_LIST1 (ARGP_SIMPLENAME)
|
||||||
#define ARGP_REGION_OP ARGP_LIST4 (ARGP_NAME, ARGP_BYTEDATA, ARGP_TERMARG, ARGP_TERMARG)
|
#define ARGP_REGION_OP ARGP_LIST4 (ARGP_NAME, ARGP_BYTEDATA, ARGP_TERMARG, ARGP_TERMARG)
|
||||||
#define ARGP_RELEASE_OP ARGP_LIST1 (ARGP_SUPERNAME)
|
#define ARGP_RELEASE_OP ARGP_LIST1 (ARGP_SUPERNAME)
|
||||||
#define ARGP_RESERVEDFIELD_OP ARGP_LIST1 (ARGP_NAMESTRING)
|
#define ARGP_RESERVEDFIELD_OP ARGP_LIST1 (ARGP_NAMESTRING)
|
||||||
|
@ -249,7 +249,7 @@
|
||||||
#define ARGI_FIELD_OP ARGI_INVALID_OPCODE
|
#define ARGI_FIELD_OP ARGI_INVALID_OPCODE
|
||||||
#define ARGI_FIND_SET_LEFT_BIT_OP ARGI_LIST2 (ARGI_INTEGER, ARGI_TARGETREF)
|
#define ARGI_FIND_SET_LEFT_BIT_OP ARGI_LIST2 (ARGI_INTEGER, ARGI_TARGETREF)
|
||||||
#define ARGI_FIND_SET_RIGHT_BIT_OP ARGI_LIST2 (ARGI_INTEGER, ARGI_TARGETREF)
|
#define ARGI_FIND_SET_RIGHT_BIT_OP ARGI_LIST2 (ARGI_INTEGER, ARGI_TARGETREF)
|
||||||
#define ARGI_FROM_BCD_OP ARGI_LIST2 (ARGI_INTEGER, ARGI_FIXED_TARGET)
|
#define ARGI_FROM_BCD_OP ARGI_LIST2 (ARGI_INTEGER, ARGI_TARGETREF)
|
||||||
#define ARGI_IF_OP ARGI_INVALID_OPCODE
|
#define ARGI_IF_OP ARGI_INVALID_OPCODE
|
||||||
#define ARGI_INCREMENT_OP ARGI_LIST1 (ARGI_TARGETREF)
|
#define ARGI_INCREMENT_OP ARGI_LIST1 (ARGI_TARGETREF)
|
||||||
#define ARGI_INDEX_FIELD_OP ARGI_INVALID_OPCODE
|
#define ARGI_INDEX_FIELD_OP ARGI_INVALID_OPCODE
|
||||||
|
@ -313,12 +313,12 @@
|
||||||
#define ARGI_SUBTRACT_OP ARGI_LIST3 (ARGI_INTEGER, ARGI_INTEGER, ARGI_TARGETREF)
|
#define ARGI_SUBTRACT_OP ARGI_LIST3 (ARGI_INTEGER, ARGI_INTEGER, ARGI_TARGETREF)
|
||||||
#define ARGI_THERMAL_ZONE_OP ARGI_INVALID_OPCODE
|
#define ARGI_THERMAL_ZONE_OP ARGI_INVALID_OPCODE
|
||||||
#define ARGI_TIMER_OP ARG_NONE
|
#define ARGI_TIMER_OP ARG_NONE
|
||||||
#define ARGI_TO_BCD_OP ARGI_LIST2 (ARGI_INTEGER, ARGI_FIXED_TARGET)
|
#define ARGI_TO_BCD_OP ARGI_LIST2 (ARGI_INTEGER, ARGI_TARGETREF)
|
||||||
#define ARGI_TO_BUFFER_OP ARGI_LIST2 (ARGI_COMPUTEDATA,ARGI_FIXED_TARGET)
|
#define ARGI_TO_BUFFER_OP ARGI_LIST2 (ARGI_COMPUTEDATA,ARGI_TARGETREF)
|
||||||
#define ARGI_TO_DEC_STR_OP ARGI_LIST2 (ARGI_COMPUTEDATA,ARGI_FIXED_TARGET)
|
#define ARGI_TO_DEC_STR_OP ARGI_LIST2 (ARGI_COMPUTEDATA,ARGI_TARGETREF)
|
||||||
#define ARGI_TO_HEX_STR_OP ARGI_LIST2 (ARGI_COMPUTEDATA,ARGI_FIXED_TARGET)
|
#define ARGI_TO_HEX_STR_OP ARGI_LIST2 (ARGI_COMPUTEDATA,ARGI_TARGETREF)
|
||||||
#define ARGI_TO_INTEGER_OP ARGI_LIST2 (ARGI_COMPUTEDATA,ARGI_FIXED_TARGET)
|
#define ARGI_TO_INTEGER_OP ARGI_LIST2 (ARGI_COMPUTEDATA,ARGI_TARGETREF)
|
||||||
#define ARGI_TO_STRING_OP ARGI_LIST3 (ARGI_BUFFER, ARGI_INTEGER, ARGI_FIXED_TARGET)
|
#define ARGI_TO_STRING_OP ARGI_LIST3 (ARGI_BUFFER, ARGI_INTEGER, ARGI_TARGETREF)
|
||||||
#define ARGI_UNLOAD_OP ARGI_LIST1 (ARGI_DDBHANDLE)
|
#define ARGI_UNLOAD_OP ARGI_LIST1 (ARGI_DDBHANDLE)
|
||||||
#define ARGI_VAR_PACKAGE_OP ARGI_LIST1 (ARGI_INTEGER)
|
#define ARGI_VAR_PACKAGE_OP ARGI_LIST1 (ARGI_INTEGER)
|
||||||
#define ARGI_WAIT_OP ARGI_LIST2 (ARGI_EVENT, ARGI_INTEGER)
|
#define ARGI_WAIT_OP ARGI_LIST2 (ARGI_EVENT, ARGI_INTEGER)
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -7,7 +7,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -277,9 +277,23 @@
|
||||||
#define ARGI_DEVICE_REF 0x0D
|
#define ARGI_DEVICE_REF 0x0D
|
||||||
#define ARGI_REFERENCE 0x0E
|
#define ARGI_REFERENCE 0x0E
|
||||||
#define ARGI_TARGETREF 0x0F /* Target, subject to implicit conversion */
|
#define ARGI_TARGETREF 0x0F /* Target, subject to implicit conversion */
|
||||||
#define ARGI_FIXED_TARGET 0x10 /* Target, no implicit conversion */
|
#define ARGI_SIMPLE_TARGET 0x10 /* Name, Local, Arg -- no implicit conversion */
|
||||||
#define ARGI_SIMPLE_TARGET 0x11 /* Name, Local, Arg -- no implicit conversion */
|
#define ARGI_STORE_TARGET 0x11 /* Target for store is TARGETREF + package objects */
|
||||||
#define ARGI_STORE_TARGET 0x12 /* Target for store is TARGETREF + package objects */
|
/*
|
||||||
|
* #define ARGI_FIXED_TARGET 0x10 Target, no implicit conversion
|
||||||
|
*
|
||||||
|
* Removed 10/2016. ARGI_FIXED_TARGET was used for these operators:
|
||||||
|
* from_BCD
|
||||||
|
* to_BCD
|
||||||
|
* to_decimal_string
|
||||||
|
* to_hex_string
|
||||||
|
* to_integer
|
||||||
|
* to_buffer
|
||||||
|
* The purpose of this type was to disable "implicit result conversion",
|
||||||
|
* but this was incorrect per the ACPI spec and other ACPI implementations.
|
||||||
|
* These operators now have the target operand defined as a normal
|
||||||
|
* ARGI_TARGETREF.
|
||||||
|
*/
|
||||||
|
|
||||||
/* Multiple/complex types */
|
/* Multiple/complex types */
|
||||||
|
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -430,7 +430,7 @@ acpi_status acpi_initialize_debugger(void)
|
||||||
|
|
||||||
/* These were created with one unit, grab it */
|
/* These were created with one unit, grab it */
|
||||||
|
|
||||||
status = acpi_os_initialize_command_signals();
|
status = acpi_os_initialize_debugger();
|
||||||
if (ACPI_FAILURE(status)) {
|
if (ACPI_FAILURE(status)) {
|
||||||
acpi_os_printf("Could not get debugger mutex\n");
|
acpi_os_printf("Could not get debugger mutex\n");
|
||||||
return_ACPI_STATUS(status);
|
return_ACPI_STATUS(status);
|
||||||
|
@ -482,7 +482,7 @@ void acpi_terminate_debugger(void)
|
||||||
acpi_os_sleep(100);
|
acpi_os_sleep(100);
|
||||||
}
|
}
|
||||||
|
|
||||||
acpi_os_terminate_command_signals();
|
acpi_os_terminate_debugger();
|
||||||
}
|
}
|
||||||
|
|
||||||
if (acpi_gbl_db_buffer) {
|
if (acpi_gbl_db_buffer) {
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -592,7 +592,6 @@ acpi_ex_convert_to_target_type(acpi_object_type destination_type,
|
||||||
*/
|
*/
|
||||||
switch (GET_CURRENT_ARG_TYPE(walk_state->op_info->runtime_args)) {
|
switch (GET_CURRENT_ARG_TYPE(walk_state->op_info->runtime_args)) {
|
||||||
case ARGI_SIMPLE_TARGET:
|
case ARGI_SIMPLE_TARGET:
|
||||||
case ARGI_FIXED_TARGET:
|
|
||||||
case ARGI_INTEGER_REF: /* Handles Increment, Decrement cases */
|
case ARGI_INTEGER_REF: /* Handles Increment, Decrement cases */
|
||||||
|
|
||||||
switch (destination_type) {
|
switch (destination_type) {
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -305,7 +305,6 @@ acpi_ex_resolve_operands(u16 opcode,
|
||||||
case ARGI_OBJECT_REF:
|
case ARGI_OBJECT_REF:
|
||||||
case ARGI_DEVICE_REF:
|
case ARGI_DEVICE_REF:
|
||||||
case ARGI_TARGETREF: /* Allows implicit conversion rules before store */
|
case ARGI_TARGETREF: /* Allows implicit conversion rules before store */
|
||||||
case ARGI_FIXED_TARGET: /* No implicit conversion before store to target */
|
|
||||||
case ARGI_SIMPLE_TARGET: /* Name, Local, or arg - no implicit conversion */
|
case ARGI_SIMPLE_TARGET: /* Name, Local, or arg - no implicit conversion */
|
||||||
case ARGI_STORE_TARGET:
|
case ARGI_STORE_TARGET:
|
||||||
|
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -43,7 +43,6 @@
|
||||||
*/
|
*/
|
||||||
|
|
||||||
#include <acpi/acpi.h>
|
#include <acpi/acpi.h>
|
||||||
#include <linux/acpi.h>
|
|
||||||
#include "accommon.h"
|
#include "accommon.h"
|
||||||
|
|
||||||
#define _COMPONENT ACPI_HARDWARE
|
#define _COMPONENT ACPI_HARDWARE
|
||||||
|
@ -103,7 +102,7 @@ void acpi_hw_execute_sleep_method(char *method_pathname, u32 integer_argument)
|
||||||
acpi_status acpi_hw_extended_sleep(u8 sleep_state)
|
acpi_status acpi_hw_extended_sleep(u8 sleep_state)
|
||||||
{
|
{
|
||||||
acpi_status status;
|
acpi_status status;
|
||||||
u8 sleep_type_value;
|
u8 sleep_control;
|
||||||
u64 sleep_status;
|
u64 sleep_status;
|
||||||
|
|
||||||
ACPI_FUNCTION_TRACE(hw_extended_sleep);
|
ACPI_FUNCTION_TRACE(hw_extended_sleep);
|
||||||
|
@ -125,18 +124,6 @@ acpi_status acpi_hw_extended_sleep(u8 sleep_state)
|
||||||
|
|
||||||
acpi_gbl_system_awake_and_running = FALSE;
|
acpi_gbl_system_awake_and_running = FALSE;
|
||||||
|
|
||||||
/* Flush caches, as per ACPI specification */
|
|
||||||
|
|
||||||
ACPI_FLUSH_CPU_CACHE();
|
|
||||||
|
|
||||||
status = acpi_os_prepare_extended_sleep(sleep_state,
|
|
||||||
acpi_gbl_sleep_type_a,
|
|
||||||
acpi_gbl_sleep_type_b);
|
|
||||||
if (ACPI_SKIP(status))
|
|
||||||
return_ACPI_STATUS(AE_OK);
|
|
||||||
if (ACPI_FAILURE(status))
|
|
||||||
return_ACPI_STATUS(status);
|
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Set the SLP_TYP and SLP_EN bits.
|
* Set the SLP_TYP and SLP_EN bits.
|
||||||
*
|
*
|
||||||
|
@ -146,12 +133,22 @@ acpi_status acpi_hw_extended_sleep(u8 sleep_state)
|
||||||
ACPI_DEBUG_PRINT((ACPI_DB_INIT,
|
ACPI_DEBUG_PRINT((ACPI_DB_INIT,
|
||||||
"Entering sleep state [S%u]\n", sleep_state));
|
"Entering sleep state [S%u]\n", sleep_state));
|
||||||
|
|
||||||
sleep_type_value =
|
sleep_control = ((acpi_gbl_sleep_type_a << ACPI_X_SLEEP_TYPE_POSITION) &
|
||||||
((acpi_gbl_sleep_type_a << ACPI_X_SLEEP_TYPE_POSITION) &
|
ACPI_X_SLEEP_TYPE_MASK) | ACPI_X_SLEEP_ENABLE;
|
||||||
ACPI_X_SLEEP_TYPE_MASK);
|
|
||||||
|
|
||||||
status = acpi_write((u64)(sleep_type_value | ACPI_X_SLEEP_ENABLE),
|
/* Flush caches, as per ACPI specification */
|
||||||
&acpi_gbl_FADT.sleep_control);
|
|
||||||
|
ACPI_FLUSH_CPU_CACHE();
|
||||||
|
|
||||||
|
status = acpi_os_enter_sleep(sleep_state, sleep_control, 0);
|
||||||
|
if (status == AE_CTRL_TERMINATE) {
|
||||||
|
return_ACPI_STATUS(AE_OK);
|
||||||
|
}
|
||||||
|
if (ACPI_FAILURE(status)) {
|
||||||
|
return_ACPI_STATUS(status);
|
||||||
|
}
|
||||||
|
|
||||||
|
status = acpi_write((u64)sleep_control, &acpi_gbl_FADT.sleep_control);
|
||||||
if (ACPI_FAILURE(status)) {
|
if (ACPI_FAILURE(status)) {
|
||||||
return_ACPI_STATUS(status);
|
return_ACPI_STATUS(status);
|
||||||
}
|
}
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
*****************************************************************************/
|
*****************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -5,7 +5,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
|
|
@ -6,7 +6,7 @@
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Copyright (C) 2000 - 2016, Intel Corp.
|
* Copyright (C) 2000 - 2017, Intel Corp.
|
||||||
* All rights reserved.
|
* All rights reserved.
|
||||||
*
|
*
|
||||||
* Redistribution and use in source and binary forms, with or without
|
* Redistribution and use in source and binary forms, with or without
|
||||||
|
@ -52,7 +52,8 @@ ACPI_MODULE_NAME("hwregs")
|
||||||
#if (!ACPI_REDUCED_HARDWARE)
|
#if (!ACPI_REDUCED_HARDWARE)
|
||||||
/* Local Prototypes */
|
/* Local Prototypes */
|
||||||
static u8
|
static u8
|
||||||
acpi_hw_get_access_bit_width(struct acpi_generic_address *reg,
|
acpi_hw_get_access_bit_width(u64 address,
|
||||||
|
struct acpi_generic_address *reg,
|
||||||
u8 max_bit_width);
|
u8 max_bit_width);
|
||||||
|
|
||||||
static acpi_status
|
static acpi_status
|
||||||
|
@ -71,7 +72,8 @@ acpi_hw_write_multiple(u32 value,
|
||||||
*
|
*
|
||||||
* FUNCTION: acpi_hw_get_access_bit_width
|
* FUNCTION: acpi_hw_get_access_bit_width
|
||||||
*
|
*
|
||||||
* PARAMETERS: reg - GAS register structure
|
* PARAMETERS: address - GAS register address
|
||||||
|
* reg - GAS register structure
|
||||||
* max_bit_width - Max bit_width supported (32 or 64)
|
* max_bit_width - Max bit_width supported (32 or 64)
|
||||||
*
|
*
|
||||||
* RETURN: Status
|
* RETURN: Status
|
||||||
|
@ -81,27 +83,59 @@ acpi_hw_write_multiple(u32 value,
|
||||||
******************************************************************************/
|
******************************************************************************/
|
||||||
|
|
||||||
static u8
|
static u8
|
||||||
acpi_hw_get_access_bit_width(struct acpi_generic_address *reg, u8 max_bit_width)
|
acpi_hw_get_access_bit_width(u64 address,
|
||||||
|
struct acpi_generic_address *reg, u8 max_bit_width)
|
||||||
{
|
{
|
||||||
if (!reg->access_width) {
|
u8 access_bit_width;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* GAS format "register", used by FADT:
|
||||||
|
* 1. Detected if bit_offset is 0 and bit_width is 8/16/32/64;
|
||||||
|
* 2. access_size field is ignored and bit_width field is used for
|
||||||
|
* determining the boundary of the IO accesses.
|
||||||
|
* GAS format "region", used by APEI registers:
|
||||||
|
* 1. Detected if bit_offset is not 0 or bit_width is not 8/16/32/64;
|
||||||
|
* 2. access_size field is used for determining the boundary of the
|
||||||
|
* IO accesses;
|
||||||
|
* 3. bit_offset/bit_width fields are used to describe the "region".
|
||||||
|
*
|
||||||
|
* Note: This algorithm assumes that the "Address" fields should always
|
||||||
|
* contain aligned values.
|
||||||
|
*/
|
||||||
|
if (!reg->bit_offset && reg->bit_width &&
|
||||||
|
ACPI_IS_POWER_OF_TWO(reg->bit_width) &&
|
||||||
|
ACPI_IS_ALIGNED(reg->bit_width, 8)) {
|
||||||
|
access_bit_width = reg->bit_width;
|
||||||
|
} else if (reg->access_width) {
|
||||||
|
access_bit_width = (1 << (reg->access_width + 2));
|
||||||
|
} else {
|
||||||
|
access_bit_width =
|
||||||
|
ACPI_ROUND_UP_POWER_OF_TWO_8(reg->bit_offset +
|
||||||
|
reg->bit_width);
|
||||||
|
if (access_bit_width <= 8) {
|
||||||
|
access_bit_width = 8;
|
||||||
|
} else {
|
||||||
|
while (!ACPI_IS_ALIGNED(address, access_bit_width >> 3)) {
|
||||||
|
access_bit_width >>= 1;
|
||||||
|
}
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/* Maximum IO port access bit width is 32 */
|
||||||
|
|
||||||
if (reg->space_id == ACPI_ADR_SPACE_SYSTEM_IO) {
|
if (reg->space_id == ACPI_ADR_SPACE_SYSTEM_IO) {
|
||||||
max_bit_width = 32;
|
max_bit_width = 32;
|
||||||
}
|
}
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Detect old register descriptors where only the bit_width field
|
* Return access width according to the requested maximum access bit width,
|
||||||
* makes senses.
|
* as the caller should know the format of the register and may enforce
|
||||||
|
* a 32-bit accesses.
|
||||||
*/
|
*/
|
||||||
if (reg->bit_width < max_bit_width &&
|
if (access_bit_width < max_bit_width) {
|
||||||
!reg->bit_offset && reg->bit_width &&
|
return (access_bit_width);
|
||||||
ACPI_IS_POWER_OF_TWO(reg->bit_width) &&
|
|
||||||
ACPI_IS_ALIGNED(reg->bit_width, 8)) {
|
|
||||||
return (reg->bit_width);
|
|
||||||
}
|
}
|
||||||
return (max_bit_width);
|
return (max_bit_width);
|
||||||
} else {
|
|
||||||
return (1 << (reg->access_width + 2));
|
|
||||||
}
|
|
||||||
}
|
}
|
||||||
|
|
||||||
/******************************************************************************
|
/******************************************************************************
|
||||||
|
@ -163,7 +197,8 @@ acpi_hw_validate_register(struct acpi_generic_address *reg,
|
||||||
|
|
||||||
/* Validate the bit_width, convert access_width into number of bits */
|
/* Validate the bit_width, convert access_width into number of bits */
|
||||||
|
|
||||||
access_width = acpi_hw_get_access_bit_width(reg, max_bit_width);
|
access_width =
|
||||||
|
acpi_hw_get_access_bit_width(*address, reg, max_bit_width);
|
||||||
bit_width =
|
bit_width =
|
||||||
ACPI_ROUND_UP(reg->bit_offset + reg->bit_width, access_width);
|
ACPI_ROUND_UP(reg->bit_offset + reg->bit_width, access_width);
|
||||||
if (max_bit_width < bit_width) {
|
if (max_bit_width < bit_width) {
|
||||||
|
@ -219,7 +254,7 @@ acpi_status acpi_hw_read(u32 *value, struct acpi_generic_address *reg)
|
||||||
* into number of bits based
|
* into number of bits based
|
||||||
*/
|
*/
|
||||||
*value = 0;
|
*value = 0;
|
||||||
access_width = acpi_hw_get_access_bit_width(reg, 32);
|
access_width = acpi_hw_get_access_bit_width(address, reg, 32);
|
||||||
bit_width = reg->bit_offset + reg->bit_width;
|
bit_width = reg->bit_offset + reg->bit_width;
|
||||||
bit_offset = reg->bit_offset;
|
bit_offset = reg->bit_offset;
|
||||||
|
|
||||||
|
@ -252,20 +287,6 @@ acpi_status acpi_hw_read(u32 *value, struct acpi_generic_address *reg)
|
||||||
&value32,
|
&value32,
|
||||||
access_width);
|
access_width);
|
||||||
}
|
}
|
||||||
|
|
||||||
/*
|
|
||||||
* Use offset style bit masks because:
|
|
||||||
* bit_offset < access_width/bit_width < access_width, and
|
|
||||||
* access_width is ensured to be less than 32-bits by
|
|
||||||
* acpi_hw_validate_register().
|
|
||||||
*/
|
|
||||||
if (bit_offset) {
|
|
||||||
value32 &= ACPI_MASK_BITS_BELOW(bit_offset);
|
|
||||||
bit_offset = 0;
|
|
||||||
}
|
|
||||||
if (bit_width < access_width) {
|
|
||||||
value32 &= ACPI_MASK_BITS_ABOVE(bit_width);
|
|
||||||
}
|
|
||||||
}
|
}
|
||||||
|
|
||||||
/*
|
/*
|
||||||
|
@ -306,6 +327,12 @@ acpi_status acpi_hw_read(u32 *value, struct acpi_generic_address *reg)
|
||||||
acpi_status acpi_hw_write(u32 value, struct acpi_generic_address *reg)
|
acpi_status acpi_hw_write(u32 value, struct acpi_generic_address *reg)
|
||||||
{
|
{
|
||||||
u64 address;
|
u64 address;
|
||||||
|
u8 access_width;
|
||||||
|
u32 bit_width;
|
||||||
|
u8 bit_offset;
|
||||||
|
u64 value64;
|
||||||
|
u32 value32;
|
||||||
|
u8 index;
|
||||||
acpi_status status;
|
acpi_status status;
|
||||||
|
|
||||||
ACPI_FUNCTION_NAME(hw_write);
|
ACPI_FUNCTION_NAME(hw_write);
|
||||||
|
@ -317,23 +344,61 @@ acpi_status acpi_hw_write(u32 value, struct acpi_generic_address *reg)
|
||||||
return (status);
|
return (status);
|
||||||
}
|
}
|
||||||
|
|
||||||
|
/* Convert access_width into number of bits based */
|
||||||
|
|
||||||
|
access_width = acpi_hw_get_access_bit_width(address, reg, 32);
|
||||||
|
bit_width = reg->bit_offset + reg->bit_width;
|
||||||
|
bit_offset = reg->bit_offset;
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* Two address spaces supported: Memory or IO. PCI_Config is
|
* Two address spaces supported: Memory or IO. PCI_Config is
|
||||||
* not supported here because the GAS structure is insufficient
|
* not supported here because the GAS structure is insufficient
|
||||||
*/
|
*/
|
||||||
|
index = 0;
|
||||||
|
while (bit_width) {
|
||||||
|
/*
|
||||||
|
* Use offset style bit reads because "Index * AccessWidth" is
|
||||||
|
* ensured to be less than 32-bits by acpi_hw_validate_register().
|
||||||
|
*/
|
||||||
|
value32 = ACPI_GET_BITS(&value, index * access_width,
|
||||||
|
ACPI_MASK_BITS_ABOVE_32(access_width));
|
||||||
|
|
||||||
|
if (bit_offset >= access_width) {
|
||||||
|
bit_offset -= access_width;
|
||||||
|
} else {
|
||||||
if (reg->space_id == ACPI_ADR_SPACE_SYSTEM_MEMORY) {
|
if (reg->space_id == ACPI_ADR_SPACE_SYSTEM_MEMORY) {
|
||||||
status = acpi_os_write_memory((acpi_physical_address)
|
value64 = (u64)value32;
|
||||||
address, (u64)value,
|
status =
|
||||||
reg->bit_width);
|
acpi_os_write_memory((acpi_physical_address)
|
||||||
|
address +
|
||||||
|
index *
|
||||||
|
ACPI_DIV_8
|
||||||
|
(access_width),
|
||||||
|
value64, access_width);
|
||||||
} else { /* ACPI_ADR_SPACE_SYSTEM_IO, validated earlier */
|
} else { /* ACPI_ADR_SPACE_SYSTEM_IO, validated earlier */
|
||||||
|
|
||||||
status = acpi_hw_write_port((acpi_io_address)
|
status = acpi_hw_write_port((acpi_io_address)
|
||||||
address, value, reg->bit_width);
|
address +
|
||||||
|
index *
|
||||||
|
ACPI_DIV_8
|
||||||
|
(access_width),
|
||||||
|
value32,
|
||||||
|
access_width);
|
||||||
|
}
|
||||||
|
}
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Index * access_width is ensured to be less than 32-bits by
|
||||||
|
* acpi_hw_validate_register().
|
||||||
|
*/
|
||||||
|
bit_width -=
|
||||||
|
bit_width > access_width ? access_width : bit_width;
|
||||||
|
index++;
|
||||||
}
|
}
|
||||||
|
|
||||||
ACPI_DEBUG_PRINT((ACPI_DB_IO,
|
ACPI_DEBUG_PRINT((ACPI_DB_IO,
|
||||||
"Wrote: %8.8X width %2d to %8.8X%8.8X (%s)\n",
|
"Wrote: %8.8X width %2d to %8.8X%8.8X (%s)\n",
|
||||||
value, reg->bit_width, ACPI_FORMAT_UINT64(address),
|
value, access_width, ACPI_FORMAT_UINT64(address),
|
||||||
acpi_ut_get_region_name(reg->space_id)));
|
acpi_ut_get_region_name(reg->space_id)));
|
||||||
|
|
||||||
return (status);
|
return (status);
|
||||||
|
|
Some files were not shown because too many files have changed in this diff Show More
Loading…
Reference in New Issue