atm: idt77252: remove redundant bit-wise or'ing of zero
Zero is being bit-wise or'd in a calculation twice; these are redundant and can be removed. Signed-off-by: Colin Ian King <colin.king@canonical.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
79a5b9727a
commit
3c69f79233
|
@ -3173,14 +3173,10 @@ static void init_sram(struct idt77252_dev *card)
|
|||
(u32) 0xffffffff);
|
||||
}
|
||||
|
||||
writel((SAR_FBQ0_LOW << 28) | 0x00000000 | 0x00000000 |
|
||||
(SAR_FB_SIZE_0 / 48), SAR_REG_FBQS0);
|
||||
writel((SAR_FBQ1_LOW << 28) | 0x00000000 | 0x00000000 |
|
||||
(SAR_FB_SIZE_1 / 48), SAR_REG_FBQS1);
|
||||
writel((SAR_FBQ2_LOW << 28) | 0x00000000 | 0x00000000 |
|
||||
(SAR_FB_SIZE_2 / 48), SAR_REG_FBQS2);
|
||||
writel((SAR_FBQ3_LOW << 28) | 0x00000000 | 0x00000000 |
|
||||
(SAR_FB_SIZE_3 / 48), SAR_REG_FBQS3);
|
||||
writel((SAR_FBQ0_LOW << 28) | (SAR_FB_SIZE_0 / 48), SAR_REG_FBQS0);
|
||||
writel((SAR_FBQ1_LOW << 28) | (SAR_FB_SIZE_1 / 48), SAR_REG_FBQS1);
|
||||
writel((SAR_FBQ2_LOW << 28) | (SAR_FB_SIZE_2 / 48), SAR_REG_FBQS2);
|
||||
writel((SAR_FBQ3_LOW << 28) | (SAR_FB_SIZE_3 / 48), SAR_REG_FBQS3);
|
||||
|
||||
/* Initialize rate table */
|
||||
for (i = 0; i < 256; i++) {
|
||||
|
|
Loading…
Reference in New Issue