hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

arm: zynq: dt: Set correct L2 ram latencies 

Signed-off-by: Soren Brinkmann <soren.brinkmann@xilinx.com>
Signed-off-by: Michal Simek <michal.simek@xilinx.com>
This commit is contained in:
Soren Brinkmann 2013-07-31 16:24:59 -07:00 committed by Michal Simek
parent d4e4ab86bc
commit 39c41df9c1
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/boot/dts/zynq-7000.dtsi
View File

@ -41,8 +41,8 @@
L2: cache-controller { L2: cache-controller {
compatible = "arm,pl310-cache"; compatible = "arm,pl310-cache";
reg = <0xF8F02000 0x1000>; reg = <0xF8F02000 0x1000>;
arm,data-latency = <2 3 2>; arm,data-latency = <3 2 2>;
arm,tag-latency = <2 3 2>; arm,tag-latency = <2 2 2>;
cache-unified; cache-unified;
cache-level = <2>; cache-level = <2>;
}; };