mv643xx_eth: Fix MV643XX_ETH offsets used by Pegasos 2
In the mv643xx_eth driver, we now use offsets from the ethernet register block within the chip, but the pegasos 2 platform still needs offsets from the full chip's register base address. Signed-off-by: Dale Farnsworth <dale@farnsworth.org> Signed-off-by: Jeff Garzik <jeff@garzik.org>
This commit is contained in:
parent
2ea10b1a54
commit
3077d78a74
|
@ -8,9 +8,9 @@
|
|||
#define MV643XX_ETH_NAME "mv643xx_eth"
|
||||
#define MV643XX_ETH_SHARED_REGS 0x2000
|
||||
#define MV643XX_ETH_SHARED_REGS_SIZE 0x2000
|
||||
#define MV643XX_ETH_BAR_4 0x220
|
||||
#define MV643XX_ETH_SIZE_REG_4 0x224
|
||||
#define MV643XX_ETH_BASE_ADDR_ENABLE_REG 0x0290
|
||||
#define MV643XX_ETH_BAR_4 0x2220
|
||||
#define MV643XX_ETH_SIZE_REG_4 0x2224
|
||||
#define MV643XX_ETH_BASE_ADDR_ENABLE_REG 0x2290
|
||||
|
||||
struct mv643xx_eth_platform_data {
|
||||
int port_number;
|
||||
|
|
Loading…
Reference in New Issue