[POWERPC] FSL: Access PCIe LTSSM register with correct size
The LTSSM register is actual 32-bits wide so we should be doing a dword access. Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
This commit is contained in:
parent
873553b3d6
commit
2fce1225af
|
@ -160,8 +160,8 @@ static void __init quirk_fsl_pcie_transparent(struct pci_dev *dev)
|
||||||
|
|
||||||
int __init fsl_pcie_check_link(struct pci_controller *hose)
|
int __init fsl_pcie_check_link(struct pci_controller *hose)
|
||||||
{
|
{
|
||||||
u16 val;
|
u32 val;
|
||||||
early_read_config_word(hose, 0, 0, PCIE_LTSSM, &val);
|
early_read_config_dword(hose, 0, 0, PCIE_LTSSM, &val);
|
||||||
if (val < PCIE_LTSSM_L0)
|
if (val < PCIE_LTSSM_L0)
|
||||||
return 1;
|
return 1;
|
||||||
return 0;
|
return 0;
|
||||||
|
|
Loading…
Reference in New Issue