hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

UniPhier ARM SoC DT updates for v5.3 

- Migrate to the new binding for the Denali NAND controller
 -----BEGIN PGP SIGNATURE-----
 
 iQJSBAABCgA8FiEEbmPs18K1szRHjPqEPYsBB53g2wYFAl0SOlAeHHlhbWFkYS5t
 YXNhaGlyb0Bzb2Npb25leHQuY29tAAoJED2LAQed4NsGYr8P+gM/RghlOZf93sDT
 2C0rgzly2ZdwB9aZMAqYjxl+YIujWSuws/W+p/Kvl5xKJLHVkrWZ2x8AZkrAuaQK
 q3yV0HGRQUnuzIMU+nrK8Regwf4L1oOOB+qXVJPS3ZG/9K0lBumUq3rM0FlEh9pu
 UCVhvPa85u5dICH1PxQRW8oXSaVdAFil8FJpKu8lvdJt/qJkgR2bYwO88Y3lBTzD
 K3+B+ywmsGAKY6rl6iVs1tJNAotGAffsF55ULnepG+y2eFnJ2tzCYJe56E1SqIvo
 VWmOTz0c2pM5jPSq6lz89ao5nTed2yaIrlx39PnROykXZ/hOhMilFudayMj8+v/e
 rjWFNQRPEkFdpDxHJtIXtzvWgAOAdZ/Dkc6TDUGG3F8c1s4VjHvVx2Gxvnq+KkPT
 fn5JqB0JqMDAX97jEmsUqGfB6k2PMSjZvhCPt6GnqpbibayzhccPL7DZUbqSf3UG
 74ugMoliZFhwUcKHnAehALuSOiWA87amZ+ycg1ji6fPsr8XI1vNvR/WeJHl+3Zzf
 la7IvVn0TxefWugkmntnYQlRETB8wx9fv8hyFWi+f4f6m+XceemBedGcNNEorHL4
 cIV5z6lCNN3kQbslJedcwn3XHb1u4Na0GL7htH9ryi156/XG6lFjT1VifAhT6jlX
 RMovjZFNsjxUKCa0QO3zgDwVOkp+
 =Ezcw
 -----END PGP SIGNATURE-----

Merge tag 'uniphier-dt-v5.3' of git://git.kernel.org/pub/scm/linux/kernel/git/masahiroy/linux-uniphier into arm/dt

UniPhier ARM SoC DT updates for v5.3

- Migrate to the new binding for the Denali NAND controller

* tag 'uniphier-dt-v5.3' of git://git.kernel.org/pub/scm/linux/kernel/git/masahiroy/linux-uniphier:
  ARM: dts: uniphier: update to new Denali NAND binding

Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Olof Johansson 2019-06-26 19:20:30 -07:00
parent 3a0317524b bc8841f0c1
commit 2bfd84b3a5
9 changed files with 30 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm/boot/dts/uniphier-ld4-ref.dts
View File

@ -77,4 +77,8 @@
&nand {
status = "okay";
nand@0 {
reg = <0>;
};
};

4
arch/arm/boot/dts/uniphier-ld4.dtsi
View File

@ -403,9 +403,11 @@
status = "disabled";
reg-names = "nand_data", "denali_reg";
reg = <0x68000000 0x20>, <0x68100000 0x1000>;
#address-cells = <1>;
#size-cells = <0>;
interrupts = <0 65 4>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_nand2cs>;
pinctrl-0 = <&pinctrl_nand>;
clock-names = "nand", "nand_x", "ecc";
clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
resets = <&sys_rst 2>;

4
arch/arm/boot/dts/uniphier-ld6b-ref.dts
View File

@ -90,4 +90,8 @@
&nand {
status = "okay";
nand@0 {
reg = <0>;
};
};

4
arch/arm/boot/dts/uniphier-pro4-ref.dts
View File

@ -98,4 +98,8 @@
&nand {
status = "okay";
nand@0 {
reg = <0>;
};
};

2
arch/arm/boot/dts/uniphier-pro4.dtsi
View File

@ -593,6 +593,8 @@
status = "disabled";
reg-names = "nand_data", "denali_reg";
reg = <0x68000000 0x20>, <0x68100000 0x1000>;
#address-cells = <1>;
#size-cells = <0>;
interrupts = <0 65 4>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_nand>;

4
arch/arm/boot/dts/uniphier-pro5.dtsi
View File

@ -458,9 +458,11 @@
status = "disabled";
reg-names = "nand_data", "denali_reg";
reg = <0x68000000 0x20>, <0x68100000 0x1000>;
#address-cells = <1>;
#size-cells = <0>;
interrupts = <0 65 4>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_nand2cs>;
pinctrl-0 = <&pinctrl_nand>;
clock-names = "nand", "nand_x", "ecc";
clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
resets = <&sys_rst 2>;

4
arch/arm/boot/dts/uniphier-pxs2.dtsi
View File

@ -766,9 +766,11 @@
status = "disabled";
reg-names = "nand_data", "denali_reg";
reg = <0x68000000 0x20>, <0x68100000 0x1000>;
#address-cells = <1>;
#size-cells = <0>;
interrupts = <0 65 4>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_nand2cs>;
pinctrl-0 = <&pinctrl_nand>;
clock-names = "nand", "nand_x", "ecc";
clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
resets = <&sys_rst 2>;

4
arch/arm/boot/dts/uniphier-sld8-ref.dts
View File

@ -81,4 +81,8 @@
&nand {
status = "okay";
nand@0 {
reg = <0>;
};
};

4
arch/arm/boot/dts/uniphier-sld8.dtsi
View File

@ -407,9 +407,11 @@
status = "disabled";
reg-names = "nand_data", "denali_reg";
reg = <0x68000000 0x20>, <0x68100000 0x1000>;
#address-cells = <1>;
#size-cells = <0>;
interrupts = <0 65 4>;
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_nand2cs>;
pinctrl-0 = <&pinctrl_nand>;
clock-names = "nand", "nand_x", "ecc";
clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
resets = <&sys_rst 2>;