hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

x86: perf_counter remove unwanted hw_perf_enable_all 

Impact: clean, reduce kernel size a bit, avoid sparse warnings

Fixes sparse warnings:

 arch/x86/kernel/cpu/perf_counter.c:153:6: warning: symbol 'hw_perf_enable_all' was not declared. Should it be static?
 arch/x86/kernel/cpu/perf_counter.c:279:3: warning: returning void-valued expression
 arch/x86/kernel/cpu/perf_counter.c:206:3: warning: returning void-valued expression
 arch/x86/kernel/cpu/perf_counter.c:206:3: warning: returning void-valued expression

Signed-off-by: Jaswinder Singh Rajput <jaswinderrajput@gmail.com>
Signed-off-by: Ingo Molnar <mingo@elte.hu>
This commit is contained in:
Jaswinder Singh Rajput 2008-12-27 19:15:43 +05:30 committed by Ingo Molnar
parent 01ea1ccaa2
commit 2b583d8bc8
1 changed files with 7 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
arch/x86/kernel/cpu/perf_counter.c
View File

@ -150,14 +150,6 @@ static int __hw_perf_counter_init(struct perf_counter *counter)
return 0; return 0;
} }
void hw_perf_enable_all(void)
{
if (unlikely(!perf_counters_initialized))
return;
wrmsrl(MSR_CORE_PERF_GLOBAL_CTRL, perf_counter_mask);
}
u64 hw_perf_save_disable(void) u64 hw_perf_save_disable(void)
{ {
u64 ctrl; u64 ctrl;
@ -200,12 +192,10 @@ static inline void
__pmc_generic_disable(struct perf_counter *counter, __pmc_generic_disable(struct perf_counter *counter,
struct hw_perf_counter *hwc, unsigned int idx) struct hw_perf_counter *hwc, unsigned int idx)
{ {
int err;
if (unlikely(hwc->config_base == MSR_ARCH_PERFMON_FIXED_CTR_CTRL)) if (unlikely(hwc->config_base == MSR_ARCH_PERFMON_FIXED_CTR_CTRL))
return __pmc_fixed_disable(counter, hwc, idx); __pmc_fixed_disable(counter, hwc, idx);
else
err = wrmsr_safe(hwc->config_base + idx, hwc->config, 0); wrmsr_safe(hwc->config_base + idx, hwc->config, 0);
} }
static DEFINE_PER_CPU(u64, prev_left[X86_PMC_IDX_MAX]); static DEFINE_PER_CPU(u64, prev_left[X86_PMC_IDX_MAX]);
@ -276,10 +266,10 @@ __pmc_generic_enable(struct perf_counter *counter,
struct hw_perf_counter *hwc, int idx) struct hw_perf_counter *hwc, int idx)
{ {
if (unlikely(hwc->config_base == MSR_ARCH_PERFMON_FIXED_CTR_CTRL)) if (unlikely(hwc->config_base == MSR_ARCH_PERFMON_FIXED_CTR_CTRL))
return __pmc_fixed_enable(counter, hwc, idx); __pmc_fixed_enable(counter, hwc, idx);
else
wrmsr(hwc->config_base + idx, wrmsr(hwc->config_base + idx,
hwc->config | ARCH_PERFMON_EVENTSEL0_ENABLE, 0); hwc->config | ARCH_PERFMON_EVENTSEL0_ENABLE, 0);
} }
static int static int