iwlagn: remove the indirection for the rx write pointer
Not needed since the driver split. Signed-off-by: Emmanuel Grumbach <emmanuel.grumbach@intel.com> Signed-off-by: Wey-Yi Guy <wey-yi.w.guy@intel.com>
This commit is contained in:
parent
e3f10cea03
commit
252e735d64
|
@ -138,7 +138,6 @@ static int iwl1000_hw_set_hw_params(struct iwl_priv *priv)
|
||||||
|
|
||||||
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
||||||
BIT(IEEE80211_BAND_5GHZ);
|
BIT(IEEE80211_BAND_5GHZ);
|
||||||
priv->hw_params.rx_wrt_ptr_reg = FH_RSCSR_CHNL0_WPTR;
|
|
||||||
|
|
||||||
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
||||||
if (priv->cfg->rx_with_siso_diversity)
|
if (priv->cfg->rx_with_siso_diversity)
|
||||||
|
|
|
@ -136,7 +136,6 @@ static int iwl2000_hw_set_hw_params(struct iwl_priv *priv)
|
||||||
|
|
||||||
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
||||||
BIT(IEEE80211_BAND_5GHZ);
|
BIT(IEEE80211_BAND_5GHZ);
|
||||||
priv->hw_params.rx_wrt_ptr_reg = FH_RSCSR_CHNL0_WPTR;
|
|
||||||
|
|
||||||
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
||||||
if (priv->cfg->rx_with_siso_diversity)
|
if (priv->cfg->rx_with_siso_diversity)
|
||||||
|
|
|
@ -169,7 +169,6 @@ static int iwl5000_hw_set_hw_params(struct iwl_priv *priv)
|
||||||
|
|
||||||
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
||||||
BIT(IEEE80211_BAND_5GHZ);
|
BIT(IEEE80211_BAND_5GHZ);
|
||||||
priv->hw_params.rx_wrt_ptr_reg = FH_RSCSR_CHNL0_WPTR;
|
|
||||||
|
|
||||||
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
||||||
priv->hw_params.rx_chains_num = num_of_ant(priv->cfg->valid_rx_ant);
|
priv->hw_params.rx_chains_num = num_of_ant(priv->cfg->valid_rx_ant);
|
||||||
|
@ -214,7 +213,6 @@ static int iwl5150_hw_set_hw_params(struct iwl_priv *priv)
|
||||||
|
|
||||||
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
||||||
BIT(IEEE80211_BAND_5GHZ);
|
BIT(IEEE80211_BAND_5GHZ);
|
||||||
priv->hw_params.rx_wrt_ptr_reg = FH_RSCSR_CHNL0_WPTR;
|
|
||||||
|
|
||||||
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
||||||
priv->hw_params.rx_chains_num = num_of_ant(priv->cfg->valid_rx_ant);
|
priv->hw_params.rx_chains_num = num_of_ant(priv->cfg->valid_rx_ant);
|
||||||
|
|
|
@ -157,7 +157,6 @@ static int iwl6000_hw_set_hw_params(struct iwl_priv *priv)
|
||||||
|
|
||||||
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
priv->hw_params.ht40_channel = BIT(IEEE80211_BAND_2GHZ) |
|
||||||
BIT(IEEE80211_BAND_5GHZ);
|
BIT(IEEE80211_BAND_5GHZ);
|
||||||
priv->hw_params.rx_wrt_ptr_reg = FH_RSCSR_CHNL0_WPTR;
|
|
||||||
|
|
||||||
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
priv->hw_params.tx_chains_num = num_of_ant(priv->cfg->valid_tx_ant);
|
||||||
if (priv->cfg->rx_with_siso_diversity)
|
if (priv->cfg->rx_with_siso_diversity)
|
||||||
|
|
|
@ -665,7 +665,6 @@ struct iwl_hw_params {
|
||||||
u16 max_rxq_size;
|
u16 max_rxq_size;
|
||||||
u16 max_rxq_log;
|
u16 max_rxq_log;
|
||||||
u32 rx_page_order;
|
u32 rx_page_order;
|
||||||
u32 rx_wrt_ptr_reg;
|
|
||||||
u8 max_stations;
|
u8 max_stations;
|
||||||
u8 ht40_channel;
|
u8 ht40_channel;
|
||||||
u8 max_beacon_itrvl; /* in 1024 ms */
|
u8 max_beacon_itrvl; /* in 1024 ms */
|
||||||
|
|
|
@ -134,7 +134,6 @@ int iwl_rx_queue_space(const struct iwl_rx_queue *q)
|
||||||
void iwl_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl_rx_queue *q)
|
void iwl_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl_rx_queue *q)
|
||||||
{
|
{
|
||||||
unsigned long flags;
|
unsigned long flags;
|
||||||
u32 rx_wrt_ptr_reg = priv->hw_params.rx_wrt_ptr_reg;
|
|
||||||
u32 reg;
|
u32 reg;
|
||||||
|
|
||||||
spin_lock_irqsave(&q->lock, flags);
|
spin_lock_irqsave(&q->lock, flags);
|
||||||
|
@ -146,7 +145,7 @@ void iwl_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl_rx_queue *q
|
||||||
/* shadow register enabled */
|
/* shadow register enabled */
|
||||||
/* Device expects a multiple of 8 */
|
/* Device expects a multiple of 8 */
|
||||||
q->write_actual = (q->write & ~0x7);
|
q->write_actual = (q->write & ~0x7);
|
||||||
iwl_write32(priv, rx_wrt_ptr_reg, q->write_actual);
|
iwl_write32(priv, FH_RSCSR_CHNL0_WPTR, q->write_actual);
|
||||||
} else {
|
} else {
|
||||||
/* If power-saving is in use, make sure device is awake */
|
/* If power-saving is in use, make sure device is awake */
|
||||||
if (test_bit(STATUS_POWER_PMI, &priv->status)) {
|
if (test_bit(STATUS_POWER_PMI, &priv->status)) {
|
||||||
|
@ -162,14 +161,14 @@ void iwl_rx_queue_update_write_ptr(struct iwl_priv *priv, struct iwl_rx_queue *q
|
||||||
}
|
}
|
||||||
|
|
||||||
q->write_actual = (q->write & ~0x7);
|
q->write_actual = (q->write & ~0x7);
|
||||||
iwl_write_direct32(priv, rx_wrt_ptr_reg,
|
iwl_write_direct32(priv, FH_RSCSR_CHNL0_WPTR,
|
||||||
q->write_actual);
|
q->write_actual);
|
||||||
|
|
||||||
/* Else device is assumed to be awake */
|
/* Else device is assumed to be awake */
|
||||||
} else {
|
} else {
|
||||||
/* Device expects a multiple of 8 */
|
/* Device expects a multiple of 8 */
|
||||||
q->write_actual = (q->write & ~0x7);
|
q->write_actual = (q->write & ~0x7);
|
||||||
iwl_write_direct32(priv, rx_wrt_ptr_reg,
|
iwl_write_direct32(priv, FH_RSCSR_CHNL0_WPTR,
|
||||||
q->write_actual);
|
q->write_actual);
|
||||||
}
|
}
|
||||||
}
|
}
|
||||||
|
|
Loading…
Reference in New Issue