hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

x86: Mark atomic irq ops raw for 32bit legacy 

The atomic ops emulation for 32bit legacy CPUs floods the tracer with
irq off/on entries. The irq disabled regions are short and therefor
not interesting when chasing long irq disabled latencies. Mark them
raw and keep them out of the trace.

Signed-off-by: Ingo Molnar <mingo@elte.hu>
Signed-off-by: Thomas Gleixner <tglx@linutronix.de>
This commit is contained in:
Ingo Molnar 2009-07-03 08:29:25 -05:00 committed by Thomas Gleixner
parent 3bef444797
commit 17c0e7107b
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/x86/include/asm/atomic.h
View File

@ -187,10 +187,10 @@ static inline int atomic_add_return(int i, atomic_t *v)
#ifdef CONFIG_M386 #ifdef CONFIG_M386
no_xadd: /* Legacy 386 processor */ no_xadd: /* Legacy 386 processor */
local_irq_save(flags); raw_local_irq_save(flags);
__i = atomic_read(v); __i = atomic_read(v);
atomic_set(v, i + __i); atomic_set(v, i + __i);
local_irq_restore(flags); raw_local_irq_restore(flags);
return i + __i; return i + __i;
#endif #endif
} }