hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

staging: xgifb: delete redundant Chrontel TV data 

Delete redundant Chrontel TV data.

Signed-off-by: Aaro Koskinen <aaro.koskinen@iki.fi>
Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de>
This commit is contained in:
Aaro Koskinen 2011-08-31 21:45:59 +03:00 committed by Greg Kroah-Hartman
parent 83f76a9d7e
commit 160b006ae9
3 changed files with 0 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
drivers/staging/xgifb/vb_setmode.c
View File

@ -141,11 +141,6 @@ void InitTo330Pointer(unsigned char ChipType, struct vb_device_info *pVBInfo)
pVBInfo->TimingV = (struct XGI_TimingVStruct *) XGI_TimingV;
pVBInfo->UpdateCRT1 = (struct XGI_XG21CRT1Struct *) XGI_UpdateCRT1Table;
pVBInfo->CHTVVCLKUNTSC = XGI330_CHTVVCLKUNTSC;
pVBInfo->CHTVVCLKONTSC = XGI330_CHTVVCLKONTSC;
pVBInfo->CHTVVCLKUPAL = XGI330_CHTVVCLKUPAL;
pVBInfo->CHTVVCLKOPAL = XGI330_CHTVVCLKOPAL;
/* 310 customization related */
if ((pVBInfo->VBType & VB_XGI301LV) || (pVBInfo->VBType & VB_XGI302LV))
pVBInfo->LCDCapList = XGI_LCDDLCapList;

4
drivers/staging/xgifb/vb_struct.h
View File

@ -357,10 +357,6 @@ struct vb_device_info {
unsigned char *XGI_TVDelayList;
unsigned char *XGI_TVDelayList2;
unsigned char *CHTVVCLKUNTSC;
unsigned char *CHTVVCLKONTSC;
unsigned char *CHTVVCLKUPAL;
unsigned char *CHTVVCLKOPAL;
unsigned char *NTSCTiming;
unsigned char *PALTiming;
unsigned char *HiTVExtTiming;

8
drivers/staging/xgifb/vb_table.h
View File

@ -2992,14 +2992,6 @@ static unsigned char XG27_CRDE[] = {0, 0};
static unsigned char XG27_SR40 = 0x04 ;
static unsigned char XG27_SR41 = 0x00 ;
static unsigned char XGI330_CHTVVCLKUNTSC[] = {0x00};
static unsigned char XGI330_CHTVVCLKONTSC[] = {0x00};
static unsigned char XGI330_CHTVVCLKUPAL[] = {0x00};
static unsigned char XGI330_CHTVVCLKOPAL[] = {0x00};
static struct XGI330_VCLKDataStruct XGI_VCLKData[] = {
/* SR2B,SR2C,SR2D */
{0x1B, 0xE1, 25}, /* 00 (25.175MHz) */