hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

ARM: imx: set cache line size to 64 bytes for i.MX5 

The core of i.MX5 series is cortex-A8, its cache line size is 64 bytes
instead of 32 bytes. Refer to the OMAP3's selection, we choose 64
bytes for i.MX5, this can increase a little bit performance when
perform cache operations.

Signed-off-by: Jason Wang <jason77.wang@gmail.com>
Signed-off-by: Sascha Hauer <s.hauer@pengutronix.de>
This commit is contained in:
Jason Wang 2010-08-21 16:24:05 +08:00 committed by Sascha Hauer
parent 7f67bff586
commit 14f0f512ba
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm/plat-mxc/Kconfig
View File

@ -43,6 +43,7 @@ config ARCH_MXC91231
config ARCH_MX5 config ARCH_MX5
bool "MX5-based" bool "MX5-based"
select CPU_V7 select CPU_V7
select ARM_L1_CACHE_SHIFT_6
help help
This enables support for systems based on the Freescale i.MX51 family This enables support for systems based on the Freescale i.MX51 family