ARM: 6807/1: realview: Fix secondary GIC initialisation for EB with MPCore tile
The second GIC, present when EB board is used with a MPCore tile, was initialised starting with irq number 64, which made interrupts 64-95 in the primary GIC unusable. Signed-off-by: Pawel Moll <pawel.moll@arm.com> Signed-off-by: Russell King <rmk+kernel@arm.linux.org.uk>
This commit is contained in:
parent
16c29dafcc
commit
0efc48ecaf
|
@ -348,7 +348,7 @@ static void __init gic_init_irq(void)
|
|||
|
||||
#ifndef CONFIG_REALVIEW_EB_ARM11MP_REVB
|
||||
/* board GIC, secondary */
|
||||
gic_init(1, 64, __io_address(REALVIEW_EB_GIC_DIST_BASE),
|
||||
gic_init(1, 96, __io_address(REALVIEW_EB_GIC_DIST_BASE),
|
||||
__io_address(REALVIEW_EB_GIC_CPU_BASE));
|
||||
gic_cascade_irq(1, IRQ_EB11MP_EB_IRQ1);
|
||||
#endif
|
||||
|
|
Loading…
Reference in New Issue