hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

Pull altix-mmr into release branch

This commit is contained in:
Tony Luck 2005-10-28 11:15:08 -07:00
parent 9189674026 1fa9295728
commit 0d9136fdbc
6 changed files with 80 additions and 65 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

59
arch/ia64/sn/pci/pcibr/pcibr_reg.c
View File

@ -8,6 +8,7 @@
#include <linux/interrupt.h> #include <linux/interrupt.h>
#include <linux/types.h> #include <linux/types.h>
#include <asm/sn/io.h>
#include <asm/sn/pcibr_provider.h> #include <asm/sn/pcibr_provider.h>
#include <asm/sn/pcibus_provider_defs.h> #include <asm/sn/pcibus_provider_defs.h>
#include <asm/sn/pcidev.h> #include <asm/sn/pcidev.h>
@ -29,10 +30,10 @@ void pcireg_control_bit_clr(struct pcibus_info *pcibus_info, uint64_t bits)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ptr->tio.cp_control &= ~bits; __sn_clrq_relaxed(&ptr->tio.cp_control, bits);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ptr->pic.p_wid_control &= ~bits; __sn_clrq_relaxed(&ptr->pic.p_wid_control, bits);
break; break;
default: default:
panic panic
@ -49,10 +50,10 @@ void pcireg_control_bit_set(struct pcibus_info *pcibus_info, uint64_t bits)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ptr->tio.cp_control |= bits; __sn_setq_relaxed(&ptr->tio.cp_control, bits);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ptr->pic.p_wid_control |= bits; __sn_setq_relaxed(&ptr->pic.p_wid_control, bits);
break; break;
default: default:
panic panic
@ -73,10 +74,10 @@ uint64_t pcireg_tflush_get(struct pcibus_info *pcibus_info)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ret = ptr->tio.cp_tflush; ret = __sn_readq_relaxed(&ptr->tio.cp_tflush);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ret = ptr->pic.p_wid_tflush; ret = __sn_readq_relaxed(&ptr->pic.p_wid_tflush);
break; break;
default: default:
panic panic
@ -103,10 +104,10 @@ uint64_t pcireg_intr_status_get(struct pcibus_info * pcibus_info)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ret = ptr->tio.cp_int_status; ret = __sn_readq_relaxed(&ptr->tio.cp_int_status);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ret = ptr->pic.p_int_status; ret = __sn_readq_relaxed(&ptr->pic.p_int_status);
break; break;
default: default:
panic panic
@ -127,10 +128,10 @@ void pcireg_intr_enable_bit_clr(struct pcibus_info *pcibus_info, uint64_t bits)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ptr->tio.cp_int_enable &= ~bits; __sn_clrq_relaxed(&ptr->tio.cp_int_enable, bits);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ptr->pic.p_int_enable &= ~bits; __sn_clrq_relaxed(&ptr->pic.p_int_enable, ~bits);
break; break;
default: default:
panic panic
@ -147,10 +148,10 @@ void pcireg_intr_enable_bit_set(struct pcibus_info *pcibus_info, uint64_t bits)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ptr->tio.cp_int_enable |= bits; __sn_setq_relaxed(&ptr->tio.cp_int_enable, bits);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ptr->pic.p_int_enable |= bits; __sn_setq_relaxed(&ptr->pic.p_int_enable, bits);
break; break;
default: default:
panic panic
@ -171,14 +172,16 @@ void pcireg_intr_addr_addr_set(struct pcibus_info *pcibus_info, int int_n,
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ptr->tio.cp_int_addr[int_n] &= ~TIOCP_HOST_INTR_ADDR; __sn_clrq_relaxed(&ptr->tio.cp_int_addr[int_n],
ptr->tio.cp_int_addr[int_n] |= TIOCP_HOST_INTR_ADDR);
(addr & TIOCP_HOST_INTR_ADDR); __sn_setq_relaxed(&ptr->tio.cp_int_addr[int_n],
(addr & TIOCP_HOST_INTR_ADDR));
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ptr->pic.p_int_addr[int_n] &= ~PIC_HOST_INTR_ADDR; __sn_clrq_relaxed(&ptr->pic.p_int_addr[int_n],
ptr->pic.p_int_addr[int_n] |= PIC_HOST_INTR_ADDR);
(addr & PIC_HOST_INTR_ADDR); __sn_setq_relaxed(&ptr->pic.p_int_addr[int_n],
(addr & PIC_HOST_INTR_ADDR));
break; break;
default: default:
panic panic
@ -198,10 +201,10 @@ void pcireg_force_intr_set(struct pcibus_info *pcibus_info, int int_n)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ptr->tio.cp_force_pin[int_n] = 1; writeq(1, &ptr->tio.cp_force_pin[int_n]);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ptr->pic.p_force_pin[int_n] = 1; writeq(1, &ptr->pic.p_force_pin[int_n]);
break; break;
default: default:
panic panic
@ -222,10 +225,12 @@ uint64_t pcireg_wrb_flush_get(struct pcibus_info *pcibus_info, int device)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ret = ptr->tio.cp_wr_req_buf[device]; ret =
__sn_readq_relaxed(&ptr->tio.cp_wr_req_buf[device]);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ret = ptr->pic.p_wr_req_buf[device]; ret =
__sn_readq_relaxed(&ptr->pic.p_wr_req_buf[device]);
break; break;
default: default:
panic("pcireg_wrb_flush_get: unknown bridgetype bridge 0x%p", (void *)ptr); panic("pcireg_wrb_flush_get: unknown bridgetype bridge 0x%p", (void *)ptr);
@ -244,10 +249,10 @@ void pcireg_int_ate_set(struct pcibus_info *pcibus_info, int ate_index,
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ptr->tio.cp_int_ate_ram[ate_index] = (uint64_t) val; writeq(val, &ptr->tio.cp_int_ate_ram[ate_index]);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ptr->pic.p_int_ate_ram[ate_index] = (uint64_t) val; writeq(val, &ptr->pic.p_int_ate_ram[ate_index]);
break; break;
default: default:
panic panic
@ -265,12 +270,10 @@ uint64_t *pcireg_int_ate_addr(struct pcibus_info *pcibus_info, int ate_index)
if (pcibus_info) { if (pcibus_info) {
switch (pcibus_info->pbi_bridge_type) { switch (pcibus_info->pbi_bridge_type) {
case PCIBR_BRIDGETYPE_TIOCP: case PCIBR_BRIDGETYPE_TIOCP:
ret = ret = &ptr->tio.cp_int_ate_ram[ate_index];
(uint64_t *) & (ptr->tio.cp_int_ate_ram[ate_index]);
break; break;
case PCIBR_BRIDGETYPE_PIC: case PCIBR_BRIDGETYPE_PIC:
ret = ret = &ptr->pic.p_int_ate_ram[ate_index];
(uint64_t *) & (ptr->pic.p_int_ate_ram[ate_index]);
break; break;
default: default:
panic panic

32
arch/ia64/sn/pci/tioca_provider.c
View File

@ -11,6 +11,7 @@
#include <linux/pci.h> #include <linux/pci.h>
#include <asm/sn/sn_sal.h> #include <asm/sn/sn_sal.h>
#include <asm/sn/addrs.h> #include <asm/sn/addrs.h>
#include <asm/sn/io.h>
#include <asm/sn/pcidev.h> #include <asm/sn/pcidev.h>
#include <asm/sn/pcibus_provider_defs.h> #include <asm/sn/pcibus_provider_defs.h>
#include <asm/sn/tioca_provider.h> #include <asm/sn/tioca_provider.h>
@ -37,7 +38,7 @@ tioca_gart_init(struct tioca_kernel *tioca_kern)
uint64_t offset; uint64_t offset;
struct page *tmp; struct page *tmp;
struct tioca_common *tioca_common; struct tioca_common *tioca_common;
volatile struct tioca *ca_base; struct tioca *ca_base;
tioca_common = tioca_kern->ca_common; tioca_common = tioca_kern->ca_common;
ca_base = (struct tioca *)tioca_common->ca_common.bs_base; ca_base = (struct tioca *)tioca_common->ca_common.bs_base;
@ -174,27 +175,29 @@ tioca_gart_init(struct tioca_kernel *tioca_kern)
* DISABLE GART PREFETCHING due to hw bug tracked in SGI PV930029 * DISABLE GART PREFETCHING due to hw bug tracked in SGI PV930029
*/ */
ca_base->ca_control1 |= CA_AGPDMA_OP_ENB_COMBDELAY; /* PV895469 ? */ __sn_setq_relaxed(&ca_base->ca_control1,
ca_base->ca_control2 &= ~(CA_GART_MEM_PARAM); CA_AGPDMA_OP_ENB_COMBDELAY); /* PV895469 ? */
ca_base->ca_control2 |= (0x2ull << CA_GART_MEM_PARAM_SHFT); __sn_clrq_relaxed(&ca_base->ca_control2, CA_GART_MEM_PARAM);
__sn_setq_relaxed(&ca_base->ca_control2,
(0x2ull << CA_GART_MEM_PARAM_SHFT));
tioca_kern->ca_gart_iscoherent = 1; tioca_kern->ca_gart_iscoherent = 1;
ca_base->ca_control2 &= __sn_clrq_relaxed(&ca_base->ca_control2,
~(CA_GART_WR_PREFETCH_ENB | CA_GART_RD_PREFETCH_ENB); (CA_GART_WR_PREFETCH_ENB | CA_GART_RD_PREFETCH_ENB));
/* /*
* Unmask GART fetch error interrupts. Clear residual errors first. * Unmask GART fetch error interrupts. Clear residual errors first.
*/ */
ca_base->ca_int_status_alias = CA_GART_FETCH_ERR; writeq(CA_GART_FETCH_ERR, &ca_base->ca_int_status_alias);
ca_base->ca_mult_error_alias = CA_GART_FETCH_ERR; writeq(CA_GART_FETCH_ERR, &ca_base->ca_mult_error_alias);
ca_base->ca_int_mask &= ~CA_GART_FETCH_ERR; __sn_clrq_relaxed(&ca_base->ca_int_mask, CA_GART_FETCH_ERR);
/* /*
* Program the aperature and gart registers in TIOCA * Program the aperature and gart registers in TIOCA
*/ */
ca_base->ca_gart_aperature = ap_reg; writeq(ap_reg, &ca_base->ca_gart_aperature);
ca_base->ca_gart_ptr_table = tioca_kern->ca_gart_coretalk_addr | 1; writeq(tioca_kern->ca_gart_coretalk_addr|1, &ca_base->ca_gart_ptr_table);
return 0; return 0;
} }
@ -211,7 +214,6 @@ void
tioca_fastwrite_enable(struct tioca_kernel *tioca_kern) tioca_fastwrite_enable(struct tioca_kernel *tioca_kern)
{ {
int cap_ptr; int cap_ptr;
uint64_t ca_control1;
uint32_t reg; uint32_t reg;
struct tioca *tioca_base; struct tioca *tioca_base;
struct pci_dev *pdev; struct pci_dev *pdev;
@ -256,9 +258,7 @@ tioca_fastwrite_enable(struct tioca_kernel *tioca_kern)
*/ */
tioca_base = (struct tioca *)common->ca_common.bs_base; tioca_base = (struct tioca *)common->ca_common.bs_base;
ca_control1 = tioca_base->ca_control1; __sn_setq_relaxed(&tioca_base->ca_control1, CA_AGP_FW_ENABLE);
ca_control1 |= CA_AGP_FW_ENABLE;
tioca_base->ca_control1 = ca_control1;
} }
EXPORT_SYMBOL(tioca_fastwrite_enable); /* used by agp-sgi */ EXPORT_SYMBOL(tioca_fastwrite_enable); /* used by agp-sgi */
@ -345,7 +345,7 @@ tioca_dma_d48(struct pci_dev *pdev, uint64_t paddr)
return 0; return 0;
} }
agp_dma_extn = ca_base->ca_agp_dma_addr_extn; agp_dma_extn = __sn_readq_relaxed(&ca_base->ca_agp_dma_addr_extn);
if (node_upper != (agp_dma_extn >> CA_AGP_DMA_NODE_ID_SHFT)) { if (node_upper != (agp_dma_extn >> CA_AGP_DMA_NODE_ID_SHFT)) {
printk(KERN_ERR "%s: coretalk upper node (%u) " printk(KERN_ERR "%s: coretalk upper node (%u) "
"mismatch with ca_agp_dma_addr_extn (%lu)\n", "mismatch with ca_agp_dma_addr_extn (%lu)\n",

30
arch/ia64/sn/pci/tioce_provider.c
View File

@ -11,6 +11,7 @@
#include <linux/pci.h> #include <linux/pci.h>
#include <asm/sn/sn_sal.h> #include <asm/sn/sn_sal.h>
#include <asm/sn/addrs.h> #include <asm/sn/addrs.h>
#include <asm/sn/io.h>
#include <asm/sn/pcidev.h> #include <asm/sn/pcidev.h>
#include <asm/sn/pcibus_provider_defs.h> #include <asm/sn/pcibus_provider_defs.h>
#include <asm/sn/tioce_provider.h> #include <asm/sn/tioce_provider.h>
@ -227,7 +228,7 @@ tioce_alloc_map(struct tioce_kernel *ce_kern, int type, int port,
ate = ATE_MAKE(addr, pagesize); ate = ATE_MAKE(addr, pagesize);
ate_shadow[i + j] = ate; ate_shadow[i + j] = ate;
ate_reg[i + j] = ate; writeq(ate, &ate_reg[i + j]);
addr += pagesize; addr += pagesize;
} }
@ -268,10 +269,10 @@ tioce_dma_d32(struct pci_dev *pdev, uint64_t ct_addr)
pcidev_to_tioce(pdev, &ce_mmr, &ce_kern, &port); pcidev_to_tioce(pdev, &ce_mmr, &ce_kern, &port);
if (ce_kern->ce_port[port].dirmap_refcnt == 0) { if (ce_kern->ce_port[port].dirmap_refcnt == 0) {
volatile uint64_t tmp; uint64_t tmp;
ce_kern->ce_port[port].dirmap_shadow = ct_upper; ce_kern->ce_port[port].dirmap_shadow = ct_upper;
ce_mmr->ce_ure_dir_map[port] = ct_upper; writeq(ct_upper, &ce_mmr->ce_ure_dir_map[port]);
tmp = ce_mmr->ce_ure_dir_map[port]; tmp = ce_mmr->ce_ure_dir_map[port];
dma_ok = 1; dma_ok = 1;
} else } else
@ -343,7 +344,7 @@ tioce_dma_unmap(struct pci_dev *pdev, dma_addr_t bus_addr, int dir)
if (TIOCE_D32_ADDR(bus_addr)) { if (TIOCE_D32_ADDR(bus_addr)) {
if (--ce_kern->ce_port[port].dirmap_refcnt == 0) { if (--ce_kern->ce_port[port].dirmap_refcnt == 0) {
ce_kern->ce_port[port].dirmap_shadow = 0; ce_kern->ce_port[port].dirmap_shadow = 0;
ce_mmr->ce_ure_dir_map[port] = 0; writeq(0, &ce_mmr->ce_ure_dir_map[port]);
} }
} else { } else {
struct tioce_dmamap *map; struct tioce_dmamap *map;
@ -582,18 +583,18 @@ tioce_kern_init(struct tioce_common *tioce_common)
*/ */
tioce_mmr = (struct tioce *)tioce_common->ce_pcibus.bs_base; tioce_mmr = (struct tioce *)tioce_common->ce_pcibus.bs_base;
tioce_mmr->ce_ure_page_map &= ~CE_URE_PAGESIZE_MASK; __sn_clrq_relaxed(&tioce_mmr->ce_ure_page_map, CE_URE_PAGESIZE_MASK);
tioce_mmr->ce_ure_page_map |= CE_URE_256K_PAGESIZE; __sn_setq_relaxed(&tioce_mmr->ce_ure_page_map, CE_URE_256K_PAGESIZE);
tioce_kern->ce_ate3240_pagesize = KB(256); tioce_kern->ce_ate3240_pagesize = KB(256);
for (i = 0; i < TIOCE_NUM_M40_ATES; i++) { for (i = 0; i < TIOCE_NUM_M40_ATES; i++) {
tioce_kern->ce_ate40_shadow[i] = 0; tioce_kern->ce_ate40_shadow[i] = 0;
tioce_mmr->ce_ure_ate40[i] = 0; writeq(0, &tioce_mmr->ce_ure_ate40[i]);
} }
for (i = 0; i < TIOCE_NUM_M3240_ATES; i++) { for (i = 0; i < TIOCE_NUM_M3240_ATES; i++) {
tioce_kern->ce_ate3240_shadow[i] = 0; tioce_kern->ce_ate3240_shadow[i] = 0;
tioce_mmr->ce_ure_ate3240[i] = 0; writeq(0, &tioce_mmr->ce_ure_ate3240[i]);
} }
return tioce_kern; return tioce_kern;
@ -665,7 +666,7 @@ tioce_force_interrupt(struct sn_irq_info *sn_irq_info)
default: default:
return; return;
} }
ce_mmr->ce_adm_force_int = force_int_val; writeq(force_int_val, &ce_mmr->ce_adm_force_int);
} }
/** /**
@ -686,6 +687,7 @@ tioce_target_interrupt(struct sn_irq_info *sn_irq_info)
struct tioce_common *ce_common; struct tioce_common *ce_common;
struct tioce *ce_mmr; struct tioce *ce_mmr;
int bit; int bit;
uint64_t vector;
pcidev_info = (struct pcidev_info *)sn_irq_info->irq_pciioinfo; pcidev_info = (struct pcidev_info *)sn_irq_info->irq_pciioinfo;
if (!pcidev_info) if (!pcidev_info)
@ -696,11 +698,11 @@ tioce_target_interrupt(struct sn_irq_info *sn_irq_info)
bit = sn_irq_info->irq_int_bit; bit = sn_irq_info->irq_int_bit;
ce_mmr->ce_adm_int_mask |= (1UL << bit); __sn_setq_relaxed(&ce_mmr->ce_adm_int_mask, (1UL << bit));
ce_mmr->ce_adm_int_dest[bit] = vector = (uint64_t)sn_irq_info->irq_irq << INTR_VECTOR_SHFT;
((uint64_t)sn_irq_info->irq_irq << INTR_VECTOR_SHFT) | vector |= sn_irq_info->irq_xtalkaddr;
sn_irq_info->irq_xtalkaddr; writeq(vector, &ce_mmr->ce_adm_int_dest[bit]);
ce_mmr->ce_adm_int_mask &= ~(1UL << bit); __sn_clrq_relaxed(&ce_mmr->ce_adm_int_mask, (1UL << bit));
tioce_force_interrupt(sn_irq_info); tioce_force_interrupt(sn_irq_info);
} }

1
drivers/char/agp/sgi-agp.c
View File

@ -17,6 +17,7 @@
#include <linux/init.h> #include <linux/init.h>
#include <linux/agp_backend.h> #include <linux/agp_backend.h>
#include <asm/sn/addrs.h> #include <asm/sn/addrs.h>
#include <asm/sn/io.h>
#include <asm/sn/pcidev.h> #include <asm/sn/pcidev.h>
#include <asm/sn/pcibus_provider_defs.h> #include <asm/sn/pcibus_provider_defs.h>
#include <asm/sn/tioca_provider.h> #include <asm/sn/tioca_provider.h>

9
include/asm-ia64/sn/io.h
View File

@ -35,6 +35,15 @@ extern void sn_dma_flush(unsigned long);
#define __sn_readl_relaxed ___sn_readl_relaxed #define __sn_readl_relaxed ___sn_readl_relaxed
#define __sn_readq_relaxed ___sn_readq_relaxed #define __sn_readq_relaxed ___sn_readq_relaxed
/*
* Convenience macros for setting/clearing bits using the above accessors
*/
#define __sn_setq_relaxed(addr, val) \
writeq((__sn_readq_relaxed(addr) | (val)), (addr))
#define __sn_clrq_relaxed(addr, val) \
writeq((__sn_readq_relaxed(addr) & ~(val)), (addr))
/* /*
* The following routines are SN Platform specific, called when * The following routines are SN Platform specific, called when
* a reference is made to inX/outX set macros. SN Platform * a reference is made to inX/outX set macros. SN Platform

14
include/asm-ia64/sn/tioca_provider.h
View File

@ -182,11 +182,11 @@ tioca_tlbflush(struct tioca_kernel *tioca_kernel)
* touch every CL aligned GART entry. * touch every CL aligned GART entry.
*/ */
ca_base->ca_control2 &= ~(CA_GART_MEM_PARAM); __sn_clrq_relaxed(&ca_base->ca_control2, CA_GART_MEM_PARAM);
ca_base->ca_control2 |= CA_GART_FLUSH_TLB; __sn_setq_relaxed(&ca_base->ca_control2, CA_GART_FLUSH_TLB);
ca_base->ca_control2 |= __sn_setq_relaxed(&ca_base->ca_control2,
(0x2ull << CA_GART_MEM_PARAM_SHFT); (0x2ull << CA_GART_MEM_PARAM_SHFT));
tmp = ca_base->ca_control2; tmp = __sn_readq_relaxed(&ca_base->ca_control2);
} }
return; return;
@ -196,8 +196,8 @@ tioca_tlbflush(struct tioca_kernel *tioca_kernel)
* Gart in uncached mode ... need an explicit flush. * Gart in uncached mode ... need an explicit flush.
*/ */
ca_base->ca_control2 |= CA_GART_FLUSH_TLB; __sn_setq_relaxed(&ca_base->ca_control2, CA_GART_FLUSH_TLB);
tmp = ca_base->ca_control2; tmp = __sn_readq_relaxed(&ca_base->ca_control2);
} }
extern uint32_t tioca_gart_found; extern uint32_t tioca_gart_found;