clk: zynq: Remove CLK_IS_ROOT
This flag is a no-op now. Remove usage of the flag. Reviewed-by: Sören Brinkmann <soren.brinkmann@xilinx.com> Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
This commit is contained in:
parent
66f4ae777d
commit
0b4d613a71
|
@ -265,8 +265,7 @@ static void __init zynq_clk_setup(struct device_node *np)
|
||||||
pr_warn("ps_clk frequency not specified, using 33 MHz.\n");
|
pr_warn("ps_clk frequency not specified, using 33 MHz.\n");
|
||||||
tmp = 33333333;
|
tmp = 33333333;
|
||||||
}
|
}
|
||||||
ps_clk = clk_register_fixed_rate(NULL, "ps_clk", NULL, CLK_IS_ROOT,
|
ps_clk = clk_register_fixed_rate(NULL, "ps_clk", NULL, 0, tmp);
|
||||||
tmp);
|
|
||||||
|
|
||||||
/* PLLs */
|
/* PLLs */
|
||||||
clk = clk_register_zynq_pll("armpll_int", "ps_clk", SLCR_ARMPLL_CTRL,
|
clk = clk_register_zynq_pll("armpll_int", "ps_clk", SLCR_ARMPLL_CTRL,
|
||||||
|
|
Loading…
Reference in New Issue