hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

arm64: dts: lg: Fix SPI controller node names 

SPI controller nodes should be named 'spi' rather than 'ssp'. Fixing the
name enables dtc SPI bus checks.

Cc: Chanho Min <chanho.min@lge.com>
Signed-off-by: Rob Herring <robh@kernel.org>
Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
Rob Herring 2018-09-13 13:12:44 -05:00 committed by Arnd Bergmann
parent e9f0878c4b
commit 09bae3b64c
2 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
arch/arm64/boot/dts/lg/lg1312.dtsi
View File

@ -168,14 +168,14 @@
clock-names = "apb_pclk"; clock-names = "apb_pclk";
status="disabled"; status="disabled";
}; };
spi0: ssp@fe800000 { spi0: spi@fe800000 {
compatible = "arm,pl022", "arm,primecell"; compatible = "arm,pl022", "arm,primecell";
reg = <0x0 0xfe800000 0x1000>; reg = <0x0 0xfe800000 0x1000>;
interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_bus>; clocks = <&clk_bus>;
clock-names = "apb_pclk"; clock-names = "apb_pclk";
}; };
spi1: ssp@fe900000 { spi1: spi@fe900000 {
compatible = "arm,pl022", "arm,primecell"; compatible = "arm,pl022", "arm,primecell";
reg = <0x0 0xfe900000 0x1000>; reg = <0x0 0xfe900000 0x1000>;
interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;

4
arch/arm64/boot/dts/lg/lg1313.dtsi
View File

@ -168,14 +168,14 @@
clock-names = "apb_pclk"; clock-names = "apb_pclk";
status="disabled"; status="disabled";
}; };
spi0: ssp@fe800000 { spi0: spi@fe800000 {
compatible = "arm,pl022", "arm,primecell"; compatible = "arm,pl022", "arm,primecell";
reg = <0x0 0xfe800000 0x1000>; reg = <0x0 0xfe800000 0x1000>;
interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clk_bus>; clocks = <&clk_bus>;
clock-names = "apb_pclk"; clock-names = "apb_pclk";
}; };
spi1: ssp@fe900000 { spi1: spi@fe900000 {
compatible = "arm,pl022", "arm,primecell"; compatible = "arm,pl022", "arm,primecell";
reg = <0x0 0xfe900000 0x1000>; reg = <0x0 0xfe900000 0x1000>;
interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>; interrupts = <GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH>;