hollalinux
/
linux-sg2042
mirror of https://github.com/sophgo/linux-riscv.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

drm/i915: Update cached cdclk state from broxton_init_cdclk() 

Let's make sure our cached cdclk state is accurate right after
broxton_init_cdclk() whether or not we end up changing the cdclk
frequency.

Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: http://patchwork.freedesktop.org/patch/msgid/1463172100-24715-18-git-send-email-ville.syrjala@linux.intel.com
Reviewed-by: Imre Deak <imre.deak@intel.com>
This commit is contained in:
Ville Syrjälä 2016-05-13 23:41:36 +03:00
parent 83d7c81f6a
commit 089c6fd503
1 changed files with 3 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

9
drivers/gpu/drm/i915/intel_display.c
View File

@ -5428,13 +5428,10 @@ bool broxton_cdclk_verify_state(struct drm_i915_private *dev_priv)
void broxton_init_cdclk(struct drm_i915_private *dev_priv) void broxton_init_cdclk(struct drm_i915_private *dev_priv)
{ {
/* check if cd clock is enabled */ intel_update_cdclk(dev_priv->dev);
if (broxton_cdclk_is_enabled(dev_priv)) {
DRM_DEBUG_KMS("CDCLK already enabled, won't reprogram it\n");
return;
}
DRM_DEBUG_KMS("CDCLK not enabled, enabling it\n"); if (dev_priv->cdclk_pll.vco != 0)
return;
/* /*
* FIXME: * FIXME: