mmc: sunxi: Fix DDR MMC timings for A80
The MMC clock timings were incorrectly calculated, when the conversion from delay value to delay phase was done. The 50M DDR and 50M DDR 8bit timings are off, and make eMMC DDR unusable. Unfortunately it seems different controllers on the same SoC have different timings. The new settings are taken from mmc2, which is commonly used with eMMC. The settings for the slower timing modes seem to work despite being wrong, so leave them be. Signed-off-by: Chen-Yu Tsai <wens@csie.org> Acked-by: Hans de Goede <hdegoede@redhat.com> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
parent
f741494363
commit
0175249efa
|
@ -970,8 +970,8 @@ static const struct sunxi_mmc_clk_delay sun9i_mmc_clk_delays[] = {
|
|||
[SDXC_CLK_400K] = { .output = 180, .sample = 180 },
|
||||
[SDXC_CLK_25M] = { .output = 180, .sample = 75 },
|
||||
[SDXC_CLK_50M] = { .output = 150, .sample = 120 },
|
||||
[SDXC_CLK_50M_DDR] = { .output = 90, .sample = 120 },
|
||||
[SDXC_CLK_50M_DDR_8BIT] = { .output = 90, .sample = 120 },
|
||||
[SDXC_CLK_50M_DDR] = { .output = 54, .sample = 36 },
|
||||
[SDXC_CLK_50M_DDR_8BIT] = { .output = 72, .sample = 72 },
|
||||
};
|
||||
|
||||
static int sunxi_mmc_resource_request(struct sunxi_mmc_host *host,
|
||||
|
|
Loading…
Reference in New Issue