2005-04-17 06:20:36 +08:00
|
|
|
/* i810_dma.c -- DMA support for the i810 -*- linux-c -*-
|
|
|
|
* Created: Mon Dec 13 01:50:01 1999 by jhartmann@precisioninsight.com
|
|
|
|
*
|
|
|
|
* Copyright 1999 Precision Insight, Inc., Cedar Park, Texas.
|
|
|
|
* Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
|
|
|
|
* All Rights Reserved.
|
|
|
|
*
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
*
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
* Software.
|
|
|
|
*
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
* PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
|
|
|
|
* DEALINGS IN THE SOFTWARE.
|
|
|
|
*
|
|
|
|
* Authors: Rickard E. (Rik) Faith <faith@valinux.com>
|
|
|
|
* Jeff Hartmann <jhartmann@valinux.com>
|
|
|
|
* Keith Whitwell <keith@tungstengraphics.com>
|
|
|
|
*
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "drmP.h"
|
|
|
|
#include "drm.h"
|
|
|
|
#include "i810_drm.h"
|
|
|
|
#include "i810_drv.h"
|
|
|
|
#include <linux/interrupt.h> /* For task queue support */
|
|
|
|
#include <linux/delay.h>
|
|
|
|
#include <linux/pagemap.h>
|
|
|
|
|
|
|
|
#define I810_BUF_FREE 2
|
|
|
|
#define I810_BUF_CLIENT 1
|
|
|
|
#define I810_BUF_HARDWARE 0
|
|
|
|
|
|
|
|
#define I810_BUF_UNMAPPED 0
|
|
|
|
#define I810_BUF_MAPPED 1
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static drm_buf_t *i810_freelist_get(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
int i;
|
|
|
|
int used;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* Linear search might not be the best solution */
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
for (i = 0; i < dma->buf_count; i++) {
|
|
|
|
drm_buf_t *buf = dma->buflist[i];
|
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
/* In use is already a pointer */
|
2005-09-25 12:28:13 +08:00
|
|
|
used = cmpxchg(buf_priv->in_use, I810_BUF_FREE,
|
2005-04-17 06:20:36 +08:00
|
|
|
I810_BUF_CLIENT);
|
|
|
|
if (used == I810_BUF_FREE) {
|
|
|
|
return buf;
|
|
|
|
}
|
|
|
|
}
|
2005-09-25 12:28:13 +08:00
|
|
|
return NULL;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* This should only be called if the buffer is not sent to the hardware
|
|
|
|
* yet, the hardware updates in use for us once its on the ring buffer.
|
|
|
|
*/
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_freelist_put(drm_device_t * dev, drm_buf_t * buf)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
|
|
|
int used;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
/* In use is already a pointer */
|
|
|
|
used = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT, I810_BUF_FREE);
|
2005-04-17 06:20:36 +08:00
|
|
|
if (used != I810_BUF_CLIENT) {
|
2005-09-25 12:28:13 +08:00
|
|
|
DRM_ERROR("Freeing buffer thats not in use : %d\n", buf->idx);
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-07-07 19:03:38 +08:00
|
|
|
static int i810_mmap_buffers(struct file *filp, struct vm_area_struct *vma)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev;
|
|
|
|
drm_i810_private_t *dev_priv;
|
|
|
|
drm_buf_t *buf;
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_i810_buf_priv_t *buf_priv;
|
|
|
|
|
|
|
|
lock_kernel();
|
2005-09-25 12:28:13 +08:00
|
|
|
dev = priv->head->dev;
|
2005-04-17 06:20:36 +08:00
|
|
|
dev_priv = dev->dev_private;
|
2005-09-25 12:28:13 +08:00
|
|
|
buf = dev_priv->mmap_buffer;
|
2005-04-17 06:20:36 +08:00
|
|
|
buf_priv = buf->dev_private;
|
|
|
|
|
|
|
|
vma->vm_flags |= (VM_IO | VM_DONTCOPY);
|
|
|
|
vma->vm_file = filp;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
buf_priv->currently_mapped = I810_BUF_MAPPED;
|
2005-04-17 06:20:36 +08:00
|
|
|
unlock_kernel();
|
|
|
|
|
|
|
|
if (io_remap_pfn_range(vma, vma->vm_start,
|
2005-09-25 12:28:13 +08:00
|
|
|
VM_OFFSET(vma) >> PAGE_SHIFT,
|
|
|
|
vma->vm_end - vma->vm_start, vma->vm_page_prot))
|
|
|
|
return -EAGAIN;
|
2005-04-17 06:20:36 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-07-07 19:03:38 +08:00
|
|
|
static struct file_operations i810_buffer_fops = {
|
2005-09-25 12:28:13 +08:00
|
|
|
.open = drm_open,
|
2005-07-07 19:03:38 +08:00
|
|
|
.release = drm_release,
|
2005-09-25 12:28:13 +08:00
|
|
|
.ioctl = drm_ioctl,
|
|
|
|
.mmap = i810_mmap_buffers,
|
|
|
|
.fasync = drm_fasync,
|
2005-07-07 19:03:38 +08:00
|
|
|
};
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_map_buffer(drm_buf_t * buf, struct file *filp)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
2006-03-28 17:56:41 +08:00
|
|
|
const struct file_operations *old_fops;
|
2005-04-17 06:20:36 +08:00
|
|
|
int retcode = 0;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (buf_priv->currently_mapped == I810_BUF_MAPPED)
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EINVAL;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
down_write(¤t->mm->mmap_sem);
|
2005-04-17 06:20:36 +08:00
|
|
|
old_fops = filp->f_op;
|
|
|
|
filp->f_op = &i810_buffer_fops;
|
|
|
|
dev_priv->mmap_buffer = buf;
|
|
|
|
buf_priv->virtual = (void *)do_mmap(filp, 0, buf->total,
|
2005-09-25 12:28:13 +08:00
|
|
|
PROT_READ | PROT_WRITE,
|
|
|
|
MAP_SHARED, buf->bus_address);
|
2005-04-17 06:20:36 +08:00
|
|
|
dev_priv->mmap_buffer = NULL;
|
|
|
|
filp->f_op = old_fops;
|
|
|
|
if ((unsigned long)buf_priv->virtual > -1024UL) {
|
|
|
|
/* Real error */
|
|
|
|
DRM_ERROR("mmap error\n");
|
|
|
|
retcode = (signed int)buf_priv->virtual;
|
|
|
|
buf_priv->virtual = NULL;
|
|
|
|
}
|
2005-09-25 12:28:13 +08:00
|
|
|
up_write(¤t->mm->mmap_sem);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
return retcode;
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_unmap_buffer(drm_buf_t * buf)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
|
|
|
int retcode = 0;
|
|
|
|
|
|
|
|
if (buf_priv->currently_mapped != I810_BUF_MAPPED)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
down_write(¤t->mm->mmap_sem);
|
|
|
|
retcode = do_munmap(current->mm,
|
|
|
|
(unsigned long)buf_priv->virtual,
|
|
|
|
(size_t) buf->total);
|
|
|
|
up_write(¤t->mm->mmap_sem);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
buf_priv->currently_mapped = I810_BUF_UNMAPPED;
|
|
|
|
buf_priv->virtual = NULL;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
return retcode;
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_dma_get_buffer(drm_device_t * dev, drm_i810_dma_t * d,
|
2005-04-17 06:20:36 +08:00
|
|
|
struct file *filp)
|
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_buf_t *buf;
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_i810_buf_priv_t *buf_priv;
|
|
|
|
int retcode = 0;
|
|
|
|
|
|
|
|
buf = i810_freelist_get(dev);
|
|
|
|
if (!buf) {
|
|
|
|
retcode = -ENOMEM;
|
2005-09-25 12:28:13 +08:00
|
|
|
DRM_DEBUG("retcode=%d\n", retcode);
|
2005-04-17 06:20:36 +08:00
|
|
|
return retcode;
|
|
|
|
}
|
|
|
|
|
|
|
|
retcode = i810_map_buffer(buf, filp);
|
|
|
|
if (retcode) {
|
|
|
|
i810_freelist_put(dev, buf);
|
2005-09-25 12:28:13 +08:00
|
|
|
DRM_ERROR("mapbuf failed, retcode %d\n", retcode);
|
2005-04-17 06:20:36 +08:00
|
|
|
return retcode;
|
|
|
|
}
|
|
|
|
buf->filp = filp;
|
|
|
|
buf_priv = buf->dev_private;
|
|
|
|
d->granted = 1;
|
2005-09-25 12:28:13 +08:00
|
|
|
d->request_idx = buf->idx;
|
|
|
|
d->request_size = buf->total;
|
|
|
|
d->virtual = buf_priv->virtual;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
return retcode;
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_dma_cleanup(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
|
|
|
|
/* Make sure interrupts are disabled here because the uninstall ioctl
|
|
|
|
* may not have been called from userspace and after dev_private
|
|
|
|
* is freed, it's too late.
|
|
|
|
*/
|
|
|
|
if (drm_core_check_feature(dev, DRIVER_HAVE_IRQ) && dev->irq_enabled)
|
|
|
|
drm_irq_uninstall(dev);
|
|
|
|
|
|
|
|
if (dev->dev_private) {
|
|
|
|
int i;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv =
|
|
|
|
(drm_i810_private_t *) dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if (dev_priv->ring.virtual_start) {
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_ioremapfree((void *)dev_priv->ring.virtual_start,
|
|
|
|
dev_priv->ring.Size, dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
2005-09-25 12:28:13 +08:00
|
|
|
if (dev_priv->hw_status_page) {
|
|
|
|
pci_free_consistent(dev->pdev, PAGE_SIZE,
|
2005-04-17 06:20:36 +08:00
|
|
|
dev_priv->hw_status_page,
|
|
|
|
dev_priv->dma_status_page);
|
2005-09-25 12:28:13 +08:00
|
|
|
/* Need to rewrite hardware status page */
|
|
|
|
I810_WRITE(0x02080, 0x1ffff000);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_free(dev->dev_private, sizeof(drm_i810_private_t),
|
2005-04-17 06:20:36 +08:00
|
|
|
DRM_MEM_DRIVER);
|
2005-09-25 12:28:13 +08:00
|
|
|
dev->dev_private = NULL;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
for (i = 0; i < dma->buf_count; i++) {
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_buf_t *buf = dma->buflist[i];
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
2005-09-25 12:28:13 +08:00
|
|
|
if (buf_priv->kernel_virtual && buf->total)
|
|
|
|
drm_ioremapfree(buf_priv->kernel_virtual,
|
|
|
|
buf->total, dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
}
|
2005-09-25 12:28:13 +08:00
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_wait_ring(drm_device_t * dev, int n)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
drm_i810_ring_buffer_t *ring = &(dev_priv->ring);
|
|
|
|
int iters = 0;
|
|
|
|
unsigned long end;
|
2005-04-17 06:20:36 +08:00
|
|
|
unsigned int last_head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
end = jiffies + (HZ * 3);
|
|
|
|
while (ring->space < n) {
|
|
|
|
ring->head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
|
|
|
|
ring->space = ring->head - (ring->tail + 8);
|
|
|
|
if (ring->space < 0)
|
|
|
|
ring->space += ring->Size;
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
if (ring->head != last_head) {
|
2005-09-25 12:28:13 +08:00
|
|
|
end = jiffies + (HZ * 3);
|
2005-04-17 06:20:36 +08:00
|
|
|
last_head = ring->head;
|
|
|
|
}
|
2005-09-25 12:28:13 +08:00
|
|
|
|
|
|
|
iters++;
|
2005-04-17 06:20:36 +08:00
|
|
|
if (time_before(end, jiffies)) {
|
2005-09-25 12:28:13 +08:00
|
|
|
DRM_ERROR("space: %d wanted %d\n", ring->space, n);
|
|
|
|
DRM_ERROR("lockup\n");
|
|
|
|
goto out_wait_ring;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
udelay(1);
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
out_wait_ring:
|
|
|
|
return iters;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810_kernel_lost_context(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
drm_i810_ring_buffer_t *ring = &(dev_priv->ring);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
ring->head = I810_READ(LP_RING + RING_HEAD) & HEAD_ADDR;
|
|
|
|
ring->tail = I810_READ(LP_RING + RING_TAIL);
|
|
|
|
ring->space = ring->head - (ring->tail + 8);
|
|
|
|
if (ring->space < 0)
|
|
|
|
ring->space += ring->Size;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_freelist_init(drm_device_t * dev, drm_i810_private_t * dev_priv)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_device_dma_t *dma = dev->dma;
|
|
|
|
int my_idx = 24;
|
|
|
|
u32 *hw_status = (u32 *) (dev_priv->hw_status_page + my_idx);
|
|
|
|
int i;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if (dma->buf_count > 1019) {
|
2005-09-25 12:28:13 +08:00
|
|
|
/* Not enough space in the status page for the freelist */
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
for (i = 0; i < dma->buf_count; i++) {
|
|
|
|
drm_buf_t *buf = dma->buflist[i];
|
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
buf_priv->in_use = hw_status++;
|
|
|
|
buf_priv->my_use_idx = my_idx;
|
|
|
|
my_idx += 4;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
*buf_priv->in_use = I810_BUF_FREE;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
buf_priv->kernel_virtual = drm_ioremap(buf->bus_address,
|
2005-09-25 12:28:13 +08:00
|
|
|
buf->total, dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_dma_initialize(drm_device_t * dev,
|
|
|
|
drm_i810_private_t * dev_priv,
|
|
|
|
drm_i810_init_t * init)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
struct list_head *list;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
memset(dev_priv, 0, sizeof(drm_i810_private_t));
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
list_for_each(list, &dev->maplist->head) {
|
|
|
|
drm_map_list_t *r_list = list_entry(list, drm_map_list_t, head);
|
|
|
|
if (r_list->map &&
|
|
|
|
r_list->map->type == _DRM_SHM &&
|
2005-09-25 12:28:13 +08:00
|
|
|
r_list->map->flags & _DRM_CONTAINS_LOCK) {
|
2005-04-17 06:20:36 +08:00
|
|
|
dev_priv->sarea_map = r_list->map;
|
2005-09-25 12:28:13 +08:00
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
2005-04-17 06:20:36 +08:00
|
|
|
if (!dev_priv->sarea_map) {
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_cleanup(dev);
|
|
|
|
DRM_ERROR("can not find sarea!\n");
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
dev_priv->mmio_map = drm_core_findmap(dev, init->mmio_offset);
|
|
|
|
if (!dev_priv->mmio_map) {
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_cleanup(dev);
|
|
|
|
DRM_ERROR("can not find mmio map!\n");
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
2005-08-05 20:11:22 +08:00
|
|
|
dev->agp_buffer_token = init->buffers_offset;
|
2005-04-17 06:20:36 +08:00
|
|
|
dev->agp_buffer_map = drm_core_findmap(dev, init->buffers_offset);
|
|
|
|
if (!dev->agp_buffer_map) {
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_cleanup(dev);
|
|
|
|
DRM_ERROR("can not find dma buffer map!\n");
|
|
|
|
return -EINVAL;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
dev_priv->sarea_priv = (drm_i810_sarea_t *)
|
2005-09-25 12:28:13 +08:00
|
|
|
((u8 *) dev_priv->sarea_map->handle + init->sarea_priv_offset);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
dev_priv->ring.Start = init->ring_start;
|
|
|
|
dev_priv->ring.End = init->ring_end;
|
|
|
|
dev_priv->ring.Size = init->ring_size;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
dev_priv->ring.virtual_start = drm_ioremap(dev->agp->base +
|
|
|
|
init->ring_start,
|
|
|
|
init->ring_size, dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (dev_priv->ring.virtual_start == NULL) {
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
i810_dma_cleanup(dev);
|
|
|
|
DRM_ERROR("can not ioremap virtual address for"
|
2005-04-17 06:20:36 +08:00
|
|
|
" ring buffer\n");
|
2005-09-25 12:28:13 +08:00
|
|
|
return -ENOMEM;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
dev_priv->ring.tail_mask = dev_priv->ring.Size - 1;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
dev_priv->w = init->w;
|
|
|
|
dev_priv->h = init->h;
|
|
|
|
dev_priv->pitch = init->pitch;
|
|
|
|
dev_priv->back_offset = init->back_offset;
|
|
|
|
dev_priv->depth_offset = init->depth_offset;
|
|
|
|
dev_priv->front_offset = init->front_offset;
|
|
|
|
|
|
|
|
dev_priv->overlay_offset = init->overlay_offset;
|
|
|
|
dev_priv->overlay_physical = init->overlay_physical;
|
|
|
|
|
|
|
|
dev_priv->front_di1 = init->front_offset | init->pitch_bits;
|
|
|
|
dev_priv->back_di1 = init->back_offset | init->pitch_bits;
|
|
|
|
dev_priv->zi1 = init->depth_offset | init->pitch_bits;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
/* Program Hardware Status Page */
|
|
|
|
dev_priv->hw_status_page =
|
|
|
|
pci_alloc_consistent(dev->pdev, PAGE_SIZE,
|
|
|
|
&dev_priv->dma_status_page);
|
|
|
|
if (!dev_priv->hw_status_page) {
|
2005-04-17 06:20:36 +08:00
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
i810_dma_cleanup(dev);
|
|
|
|
DRM_ERROR("Can not allocate hardware status page\n");
|
|
|
|
return -ENOMEM;
|
|
|
|
}
|
2005-09-25 12:28:13 +08:00
|
|
|
memset(dev_priv->hw_status_page, 0, PAGE_SIZE);
|
|
|
|
DRM_DEBUG("hw status page @ %p\n", dev_priv->hw_status_page);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
I810_WRITE(0x02080, dev_priv->dma_status_page);
|
2005-09-25 12:28:13 +08:00
|
|
|
DRM_DEBUG("Enabled hardware status page\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
/* Now we need to init our freelist */
|
2005-04-17 06:20:36 +08:00
|
|
|
if (i810_freelist_init(dev, dev_priv) != 0) {
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_cleanup(dev);
|
|
|
|
DRM_ERROR("Not enough space in the status page for"
|
2005-04-17 06:20:36 +08:00
|
|
|
" the freelist\n");
|
2005-09-25 12:28:13 +08:00
|
|
|
return -ENOMEM;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
dev->dev_private = (void *)dev_priv;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* i810 DRM version 1.1 used a smaller init structure with different
|
|
|
|
* ordering of values than is currently used (drm >= 1.2). There is
|
|
|
|
* no defined way to detect the XFree version to correct this problem,
|
|
|
|
* however by checking using this procedure we can detect the correct
|
|
|
|
* thing to do.
|
|
|
|
*
|
|
|
|
* #1 Read the Smaller init structure from user-space
|
|
|
|
* #2 Verify the overlay_physical is a valid physical address, or NULL
|
|
|
|
* If it isn't then we have a v1.1 client. Fix up params.
|
|
|
|
* If it is, then we have a 1.2 client... get the rest of the data.
|
|
|
|
*/
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_dma_init_compat(drm_i810_init_t * init, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
|
|
|
|
/* Get v1.1 init data */
|
2005-09-25 12:28:13 +08:00
|
|
|
if (copy_from_user(init, (drm_i810_pre12_init_t __user *) arg,
|
|
|
|
sizeof(drm_i810_pre12_init_t))) {
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EFAULT;
|
|
|
|
}
|
|
|
|
|
|
|
|
if ((!init->overlay_physical) || (init->overlay_physical > 4096)) {
|
|
|
|
|
|
|
|
/* This is a v1.2 client, just get the v1.2 init data */
|
|
|
|
DRM_INFO("Using POST v1.2 init.\n");
|
2005-09-25 12:28:13 +08:00
|
|
|
if (copy_from_user(init, (drm_i810_init_t __user *) arg,
|
2005-04-17 06:20:36 +08:00
|
|
|
sizeof(drm_i810_init_t))) {
|
|
|
|
return -EFAULT;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
|
|
|
|
/* This is a v1.1 client, fix the params */
|
|
|
|
DRM_INFO("Using PRE v1.2 init.\n");
|
2005-09-25 12:28:13 +08:00
|
|
|
init->pitch_bits = init->h;
|
|
|
|
init->pitch = init->w;
|
|
|
|
init->h = init->overlay_physical;
|
|
|
|
init->w = init->overlay_offset;
|
|
|
|
init->overlay_physical = 0;
|
|
|
|
init->overlay_offset = 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_dma_init(struct inode *inode, struct file *filp,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
|
|
|
drm_i810_private_t *dev_priv;
|
|
|
|
drm_i810_init_t init;
|
|
|
|
int retcode = 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* Get only the init func */
|
2005-09-25 12:28:13 +08:00
|
|
|
if (copy_from_user
|
|
|
|
(&init, (void __user *)arg, sizeof(drm_i810_init_func_t)))
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EFAULT;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
switch (init.func) {
|
|
|
|
case I810_INIT_DMA:
|
|
|
|
/* This case is for backward compatibility. It
|
|
|
|
* handles XFree 4.1.0 and 4.2.0, and has to
|
|
|
|
* do some parameter checking as described below.
|
|
|
|
* It will someday go away.
|
|
|
|
*/
|
|
|
|
retcode = i810_dma_init_compat(&init, arg);
|
|
|
|
if (retcode)
|
|
|
|
return retcode;
|
|
|
|
|
|
|
|
dev_priv = drm_alloc(sizeof(drm_i810_private_t),
|
|
|
|
DRM_MEM_DRIVER);
|
|
|
|
if (dev_priv == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
retcode = i810_dma_initialize(dev, dev_priv, &init);
|
|
|
|
break;
|
|
|
|
|
|
|
|
default:
|
|
|
|
case I810_INIT_DMA_1_4:
|
|
|
|
DRM_INFO("Using v1.4 init.\n");
|
|
|
|
if (copy_from_user(&init, (drm_i810_init_t __user *) arg,
|
|
|
|
sizeof(drm_i810_init_t))) {
|
|
|
|
return -EFAULT;
|
|
|
|
}
|
|
|
|
dev_priv = drm_alloc(sizeof(drm_i810_private_t),
|
|
|
|
DRM_MEM_DRIVER);
|
|
|
|
if (dev_priv == NULL)
|
|
|
|
return -ENOMEM;
|
|
|
|
retcode = i810_dma_initialize(dev, dev_priv, &init);
|
|
|
|
break;
|
|
|
|
|
|
|
|
case I810_CLEANUP_DMA:
|
|
|
|
DRM_INFO("DMA Cleanup\n");
|
|
|
|
retcode = i810_dma_cleanup(dev);
|
|
|
|
break;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
return retcode;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Most efficient way to verify state for the i810 is as it is
|
|
|
|
* emitted. Non-conformant state is silently dropped.
|
|
|
|
*
|
|
|
|
* Use 'volatile' & local var tmp to force the emitted values to be
|
|
|
|
* identical to the verified ones.
|
|
|
|
*/
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810EmitContextVerified(drm_device_t * dev,
|
|
|
|
volatile unsigned int *code)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
int i, j = 0;
|
|
|
|
unsigned int tmp;
|
|
|
|
RING_LOCALS;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
BEGIN_LP_RING(I810_CTX_SETUP_SIZE);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(GFX_OP_COLOR_FACTOR);
|
|
|
|
OUT_RING(code[I810_CTXREG_CF1]);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(GFX_OP_STIPPLE);
|
|
|
|
OUT_RING(code[I810_CTXREG_ST1]);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
for (i = 4; i < I810_CTX_SETUP_SIZE; i++) {
|
2005-04-17 06:20:36 +08:00
|
|
|
tmp = code[i];
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if ((tmp & (7 << 29)) == (3 << 29) &&
|
|
|
|
(tmp & (0x1f << 24)) < (0x1d << 24)) {
|
|
|
|
OUT_RING(tmp);
|
2005-04-17 06:20:36 +08:00
|
|
|
j++;
|
2005-09-25 12:28:13 +08:00
|
|
|
} else
|
|
|
|
printk("constext state dropped!!!\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (j & 1)
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810EmitTexVerified(drm_device_t * dev, volatile unsigned int *code)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
int i, j = 0;
|
|
|
|
unsigned int tmp;
|
|
|
|
RING_LOCALS;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
BEGIN_LP_RING(I810_TEX_SETUP_SIZE);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(GFX_OP_MAP_INFO);
|
|
|
|
OUT_RING(code[I810_TEXREG_MI1]);
|
|
|
|
OUT_RING(code[I810_TEXREG_MI2]);
|
|
|
|
OUT_RING(code[I810_TEXREG_MI3]);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
for (i = 4; i < I810_TEX_SETUP_SIZE; i++) {
|
2005-04-17 06:20:36 +08:00
|
|
|
tmp = code[i];
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if ((tmp & (7 << 29)) == (3 << 29) &&
|
|
|
|
(tmp & (0x1f << 24)) < (0x1d << 24)) {
|
|
|
|
OUT_RING(tmp);
|
2005-04-17 06:20:36 +08:00
|
|
|
j++;
|
2005-09-25 12:28:13 +08:00
|
|
|
} else
|
|
|
|
printk("texture state dropped!!!\n");
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
if (j & 1)
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Need to do some additional checking when setting the dest buffer.
|
|
|
|
*/
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810EmitDestVerified(drm_device_t * dev,
|
|
|
|
volatile unsigned int *code)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
unsigned int tmp;
|
|
|
|
RING_LOCALS;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
BEGIN_LP_RING(I810_DEST_SETUP_SIZE + 2);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
tmp = code[I810_DESTREG_DI1];
|
|
|
|
if (tmp == dev_priv->front_di1 || tmp == dev_priv->back_di1) {
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(CMD_OP_DESTBUFFER_INFO);
|
|
|
|
OUT_RING(tmp);
|
2005-04-17 06:20:36 +08:00
|
|
|
} else
|
2005-09-25 12:28:13 +08:00
|
|
|
DRM_DEBUG("bad di1 %x (allow %x or %x)\n",
|
|
|
|
tmp, dev_priv->front_di1, dev_priv->back_di1);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* invarient:
|
|
|
|
*/
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(CMD_OP_Z_BUFFER_INFO);
|
|
|
|
OUT_RING(dev_priv->zi1);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(GFX_OP_DESTBUFFER_VARS);
|
|
|
|
OUT_RING(code[I810_DESTREG_DV1]);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(GFX_OP_DRAWRECT_INFO);
|
|
|
|
OUT_RING(code[I810_DESTREG_DR1]);
|
|
|
|
OUT_RING(code[I810_DESTREG_DR2]);
|
|
|
|
OUT_RING(code[I810_DESTREG_DR3]);
|
|
|
|
OUT_RING(code[I810_DESTREG_DR4]);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810EmitState(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
|
2005-04-17 06:20:36 +08:00
|
|
|
unsigned int dirty = sarea_priv->dirty;
|
2005-09-25 12:28:13 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
DRM_DEBUG("%s %x\n", __FUNCTION__, dirty);
|
|
|
|
|
|
|
|
if (dirty & I810_UPLOAD_BUFFERS) {
|
2005-09-25 12:28:13 +08:00
|
|
|
i810EmitDestVerified(dev, sarea_priv->BufferState);
|
2005-04-17 06:20:36 +08:00
|
|
|
sarea_priv->dirty &= ~I810_UPLOAD_BUFFERS;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dirty & I810_UPLOAD_CTX) {
|
2005-09-25 12:28:13 +08:00
|
|
|
i810EmitContextVerified(dev, sarea_priv->ContextState);
|
2005-04-17 06:20:36 +08:00
|
|
|
sarea_priv->dirty &= ~I810_UPLOAD_CTX;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dirty & I810_UPLOAD_TEX0) {
|
2005-09-25 12:28:13 +08:00
|
|
|
i810EmitTexVerified(dev, sarea_priv->TexState[0]);
|
2005-04-17 06:20:36 +08:00
|
|
|
sarea_priv->dirty &= ~I810_UPLOAD_TEX0;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (dirty & I810_UPLOAD_TEX1) {
|
2005-09-25 12:28:13 +08:00
|
|
|
i810EmitTexVerified(dev, sarea_priv->TexState[1]);
|
2005-04-17 06:20:36 +08:00
|
|
|
sarea_priv->dirty &= ~I810_UPLOAD_TEX1;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* need to verify
|
|
|
|
*/
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810_dma_dispatch_clear(drm_device_t * dev, int flags,
|
|
|
|
unsigned int clear_color,
|
|
|
|
unsigned int clear_zval)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
|
2005-04-17 06:20:36 +08:00
|
|
|
int nbox = sarea_priv->nbox;
|
|
|
|
drm_clip_rect_t *pbox = sarea_priv->boxes;
|
|
|
|
int pitch = dev_priv->pitch;
|
|
|
|
int cpp = 2;
|
|
|
|
int i;
|
|
|
|
RING_LOCALS;
|
2005-09-25 12:28:13 +08:00
|
|
|
|
|
|
|
if (dev_priv->current_page == 1) {
|
|
|
|
unsigned int tmp = flags;
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
flags &= ~(I810_FRONT | I810_BACK);
|
2005-09-25 12:28:13 +08:00
|
|
|
if (tmp & I810_FRONT)
|
|
|
|
flags |= I810_BACK;
|
|
|
|
if (tmp & I810_BACK)
|
|
|
|
flags |= I810_FRONT;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_kernel_lost_context(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (nbox > I810_NR_SAREA_CLIPRECTS)
|
|
|
|
nbox = I810_NR_SAREA_CLIPRECTS;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
for (i = 0; i < nbox; i++, pbox++) {
|
2005-04-17 06:20:36 +08:00
|
|
|
unsigned int x = pbox->x1;
|
|
|
|
unsigned int y = pbox->y1;
|
|
|
|
unsigned int width = (pbox->x2 - x) * cpp;
|
|
|
|
unsigned int height = pbox->y2 - y;
|
|
|
|
unsigned int start = y * pitch + x * cpp;
|
|
|
|
|
|
|
|
if (pbox->x1 > pbox->x2 ||
|
|
|
|
pbox->y1 > pbox->y2 ||
|
2005-09-25 12:28:13 +08:00
|
|
|
pbox->x2 > dev_priv->w || pbox->y2 > dev_priv->h)
|
2005-04-17 06:20:36 +08:00
|
|
|
continue;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (flags & I810_FRONT) {
|
|
|
|
BEGIN_LP_RING(6);
|
|
|
|
OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
|
|
|
|
OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
|
|
|
|
OUT_RING((height << 16) | width);
|
|
|
|
OUT_RING(start);
|
|
|
|
OUT_RING(clear_color);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (flags & I810_BACK) {
|
|
|
|
BEGIN_LP_RING(6);
|
|
|
|
OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
|
|
|
|
OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
|
|
|
|
OUT_RING((height << 16) | width);
|
|
|
|
OUT_RING(dev_priv->back_offset + start);
|
|
|
|
OUT_RING(clear_color);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (flags & I810_DEPTH) {
|
|
|
|
BEGIN_LP_RING(6);
|
|
|
|
OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_COLOR_BLT | 0x3);
|
|
|
|
OUT_RING(BR13_SOLID_PATTERN | (0xF0 << 16) | pitch);
|
|
|
|
OUT_RING((height << 16) | width);
|
|
|
|
OUT_RING(dev_priv->depth_offset + start);
|
|
|
|
OUT_RING(clear_zval);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810_dma_dispatch_swap(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
|
2005-04-17 06:20:36 +08:00
|
|
|
int nbox = sarea_priv->nbox;
|
|
|
|
drm_clip_rect_t *pbox = sarea_priv->boxes;
|
|
|
|
int pitch = dev_priv->pitch;
|
|
|
|
int cpp = 2;
|
|
|
|
int i;
|
|
|
|
RING_LOCALS;
|
|
|
|
|
|
|
|
DRM_DEBUG("swapbuffers\n");
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_kernel_lost_context(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (nbox > I810_NR_SAREA_CLIPRECTS)
|
|
|
|
nbox = I810_NR_SAREA_CLIPRECTS;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
for (i = 0; i < nbox; i++, pbox++) {
|
2005-04-17 06:20:36 +08:00
|
|
|
unsigned int w = pbox->x2 - pbox->x1;
|
|
|
|
unsigned int h = pbox->y2 - pbox->y1;
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int dst = pbox->x1 * cpp + pbox->y1 * pitch;
|
2005-04-17 06:20:36 +08:00
|
|
|
unsigned int start = dst;
|
|
|
|
|
|
|
|
if (pbox->x1 > pbox->x2 ||
|
|
|
|
pbox->y1 > pbox->y2 ||
|
2005-09-25 12:28:13 +08:00
|
|
|
pbox->x2 > dev_priv->w || pbox->y2 > dev_priv->h)
|
2005-04-17 06:20:36 +08:00
|
|
|
continue;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
BEGIN_LP_RING(6);
|
|
|
|
OUT_RING(BR00_BITBLT_CLIENT | BR00_OP_SRC_COPY_BLT | 0x4);
|
|
|
|
OUT_RING(pitch | (0xCC << 16));
|
|
|
|
OUT_RING((h << 16) | (w * cpp));
|
2005-04-17 06:20:36 +08:00
|
|
|
if (dev_priv->current_page == 0)
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(dev_priv->front_offset + start);
|
2005-04-17 06:20:36 +08:00
|
|
|
else
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(dev_priv->back_offset + start);
|
|
|
|
OUT_RING(pitch);
|
2005-04-17 06:20:36 +08:00
|
|
|
if (dev_priv->current_page == 0)
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(dev_priv->back_offset + start);
|
2005-04-17 06:20:36 +08:00
|
|
|
else
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(dev_priv->front_offset + start);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810_dma_dispatch_vertex(drm_device_t * dev,
|
|
|
|
drm_buf_t * buf, int discard, int used)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
|
|
|
|
drm_clip_rect_t *box = sarea_priv->boxes;
|
|
|
|
int nbox = sarea_priv->nbox;
|
2005-04-17 06:20:36 +08:00
|
|
|
unsigned long address = (unsigned long)buf->bus_address;
|
|
|
|
unsigned long start = address - dev->agp->base;
|
|
|
|
int i = 0;
|
2005-09-25 12:28:13 +08:00
|
|
|
RING_LOCALS;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_kernel_lost_context(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (nbox > I810_NR_SAREA_CLIPRECTS)
|
2005-04-17 06:20:36 +08:00
|
|
|
nbox = I810_NR_SAREA_CLIPRECTS;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (used > 4 * 1024)
|
2005-04-17 06:20:36 +08:00
|
|
|
used = 0;
|
|
|
|
|
|
|
|
if (sarea_priv->dirty)
|
2005-09-25 12:28:13 +08:00
|
|
|
i810EmitState(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if (buf_priv->currently_mapped == I810_BUF_MAPPED) {
|
|
|
|
unsigned int prim = (sarea_priv->vertex_prim & PR_MASK);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
*(u32 *) buf_priv->kernel_virtual =
|
|
|
|
((GFX_OP_PRIMITIVE | prim | ((used / 4) - 2)));
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if (used & 4) {
|
2005-09-25 12:28:13 +08:00
|
|
|
*(u32 *) ((u32) buf_priv->kernel_virtual + used) = 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
used += 4;
|
|
|
|
}
|
|
|
|
|
|
|
|
i810_unmap_buffer(buf);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (used) {
|
|
|
|
do {
|
|
|
|
if (i < nbox) {
|
|
|
|
BEGIN_LP_RING(4);
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(GFX_OP_SCISSOR | SC_UPDATE_SCISSOR |
|
|
|
|
SC_ENABLE);
|
|
|
|
OUT_RING(GFX_OP_SCISSOR_INFO);
|
|
|
|
OUT_RING(box[i].x1 | (box[i].y1 << 16));
|
|
|
|
OUT_RING((box[i].x2 -
|
|
|
|
1) | ((box[i].y2 - 1) << 16));
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
|
|
|
|
BEGIN_LP_RING(4);
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(CMD_OP_BATCH_BUFFER);
|
|
|
|
OUT_RING(start | BB1_PROTECTED);
|
|
|
|
OUT_RING(start + used - 4);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
|
|
|
|
} while (++i < nbox);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (discard) {
|
|
|
|
dev_priv->counter++;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
(void)cmpxchg(buf_priv->in_use, I810_BUF_CLIENT,
|
|
|
|
I810_BUF_HARDWARE);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
BEGIN_LP_RING(8);
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(CMD_STORE_DWORD_IDX);
|
|
|
|
OUT_RING(20);
|
|
|
|
OUT_RING(dev_priv->counter);
|
|
|
|
OUT_RING(CMD_STORE_DWORD_IDX);
|
|
|
|
OUT_RING(buf_priv->my_use_idx);
|
|
|
|
OUT_RING(I810_BUF_FREE);
|
|
|
|
OUT_RING(CMD_REPORT_HEAD);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810_dma_dispatch_flip(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
int pitch = dev_priv->pitch;
|
|
|
|
RING_LOCALS;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
DRM_DEBUG("%s: page=%d pfCurrentPage=%d\n",
|
|
|
|
__FUNCTION__,
|
|
|
|
dev_priv->current_page,
|
|
|
|
dev_priv->sarea_priv->pf_current_page);
|
|
|
|
|
|
|
|
i810_kernel_lost_context(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
BEGIN_LP_RING(2);
|
|
|
|
OUT_RING(INST_PARSER_CLIENT | INST_OP_FLUSH | INST_FLUSH_MAP_CACHE);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
BEGIN_LP_RING(I810_DEST_SETUP_SIZE + 2);
|
2005-04-17 06:20:36 +08:00
|
|
|
/* On i815 at least ASYNC is buggy */
|
|
|
|
/* pitch<<5 is from 11.2.8 p158,
|
|
|
|
its the pitch / 8 then left shifted 8,
|
|
|
|
so (pitch >> 3) << 8 */
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(CMD_OP_FRONTBUFFER_INFO | (pitch << 5) /*| ASYNC_FLIP */ );
|
|
|
|
if (dev_priv->current_page == 0) {
|
|
|
|
OUT_RING(dev_priv->back_offset);
|
2005-04-17 06:20:36 +08:00
|
|
|
dev_priv->current_page = 1;
|
|
|
|
} else {
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(dev_priv->front_offset);
|
2005-04-17 06:20:36 +08:00
|
|
|
dev_priv->current_page = 0;
|
|
|
|
}
|
|
|
|
OUT_RING(0);
|
|
|
|
ADVANCE_LP_RING();
|
|
|
|
|
|
|
|
BEGIN_LP_RING(2);
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(CMD_OP_WAIT_FOR_EVENT | WAIT_FOR_PLANE_A_FLIP);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
|
|
|
|
/* Increment the frame counter. The client-side 3D driver must
|
|
|
|
* throttle the framerate by waiting for this value before
|
|
|
|
* performing the swapbuffer ioctl.
|
|
|
|
*/
|
|
|
|
dev_priv->sarea_priv->pf_current_page = dev_priv->current_page;
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810_dma_quiescent(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
RING_LOCALS;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
/* printk("%s\n", __FUNCTION__); */
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_kernel_lost_context(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
BEGIN_LP_RING(4);
|
|
|
|
OUT_RING(INST_PARSER_CLIENT | INST_OP_FLUSH | INST_FLUSH_MAP_CACHE);
|
|
|
|
OUT_RING(CMD_REPORT_HEAD);
|
|
|
|
OUT_RING(0);
|
|
|
|
OUT_RING(0);
|
|
|
|
ADVANCE_LP_RING();
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_wait_ring(dev, dev_priv->ring.Size - 8);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_flush_queue(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_device_dma_t *dma = dev->dma;
|
2005-09-25 12:28:13 +08:00
|
|
|
int i, ret = 0;
|
|
|
|
RING_LOCALS;
|
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
/* printk("%s\n", __FUNCTION__); */
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_kernel_lost_context(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
BEGIN_LP_RING(2);
|
|
|
|
OUT_RING(CMD_REPORT_HEAD);
|
|
|
|
OUT_RING(0);
|
|
|
|
ADVANCE_LP_RING();
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_wait_ring(dev, dev_priv->ring.Size - 8);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
for (i = 0; i < dma->buf_count; i++) {
|
|
|
|
drm_buf_t *buf = dma->buflist[i];
|
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
int used = cmpxchg(buf_priv->in_use, I810_BUF_HARDWARE,
|
|
|
|
I810_BUF_FREE);
|
|
|
|
|
|
|
|
if (used == I810_BUF_HARDWARE)
|
|
|
|
DRM_DEBUG("reclaimed from HARDWARE\n");
|
|
|
|
if (used == I810_BUF_CLIENT)
|
|
|
|
DRM_DEBUG("still on client\n");
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
return ret;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
/* Must be called with the lock held */
|
2006-02-02 16:21:38 +08:00
|
|
|
static void i810_reclaim_buffers(drm_device_t * dev, struct file *filp)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
2005-09-25 12:28:13 +08:00
|
|
|
int i;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (!dma)
|
|
|
|
return;
|
|
|
|
if (!dev->dev_private)
|
|
|
|
return;
|
|
|
|
if (!dma->buflist)
|
|
|
|
return;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_flush_queue(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
for (i = 0; i < dma->buf_count; i++) {
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_buf_t *buf = dma->buflist[i];
|
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
if (buf->filp == filp && buf_priv) {
|
|
|
|
int used = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT,
|
|
|
|
I810_BUF_FREE);
|
|
|
|
|
|
|
|
if (used == I810_BUF_CLIENT)
|
|
|
|
DRM_DEBUG("reclaimed from client\n");
|
|
|
|
if (buf_priv->currently_mapped == I810_BUF_MAPPED)
|
2005-09-25 12:28:13 +08:00
|
|
|
buf_priv->currently_mapped = I810_BUF_UNMAPPED;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-07-07 19:03:38 +08:00
|
|
|
static int i810_flush_ioctl(struct inode *inode, struct file *filp,
|
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_flush_queue(dev);
|
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_dma_vertex(struct inode *inode, struct file *filp,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
|
|
|
|
u32 *hw_status = dev_priv->hw_status_page;
|
|
|
|
drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
|
|
|
|
dev_priv->sarea_priv;
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_i810_vertex_t vertex;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (copy_from_user
|
|
|
|
(&vertex, (drm_i810_vertex_t __user *) arg, sizeof(vertex)))
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EFAULT;
|
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
|
|
|
DRM_DEBUG("i810 dma vertex, idx %d used %d discard %d\n",
|
|
|
|
vertex.idx, vertex.used, vertex.discard);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (vertex.idx < 0 || vertex.idx > dma->buf_count)
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EINVAL;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_dispatch_vertex(dev,
|
|
|
|
dma->buflist[vertex.idx],
|
|
|
|
vertex.discard, vertex.used);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
atomic_add(vertex.used, &dev->counts[_DRM_STAT_SECONDARY]);
|
2005-04-17 06:20:36 +08:00
|
|
|
atomic_inc(&dev->counts[_DRM_STAT_DMA]);
|
2005-09-25 12:28:13 +08:00
|
|
|
sarea_priv->last_enqueue = dev_priv->counter - 1;
|
|
|
|
sarea_priv->last_dispatch = (int)hw_status[5];
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_clear_bufs(struct inode *inode, struct file *filp,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
|
|
|
drm_i810_clear_t clear;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (copy_from_user
|
|
|
|
(&clear, (drm_i810_clear_t __user *) arg, sizeof(clear)))
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EFAULT;
|
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
/* GH: Someone's doing nasty things... */
|
|
|
|
if (!dev->dev_private) {
|
|
|
|
return -EINVAL;
|
|
|
|
}
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_dispatch_clear(dev, clear.flags,
|
|
|
|
clear.clear_color, clear.clear_depth);
|
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_swap_bufs(struct inode *inode, struct file *filp,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
|
|
|
|
|
|
|
DRM_DEBUG("i810_swap_bufs\n");
|
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_dispatch_swap(dev);
|
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_getage(struct inode *inode, struct file *filp, unsigned int cmd,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
|
|
|
drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
|
|
|
|
u32 *hw_status = dev_priv->hw_status_page;
|
|
|
|
drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
|
|
|
|
dev_priv->sarea_priv;
|
|
|
|
|
|
|
|
sarea_priv->last_dispatch = (int)hw_status[5];
|
2005-04-17 06:20:36 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_getbuf(struct inode *inode, struct file *filp, unsigned int cmd,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
|
|
|
int retcode = 0;
|
|
|
|
drm_i810_dma_t d;
|
|
|
|
drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
|
|
|
|
u32 *hw_status = dev_priv->hw_status_page;
|
|
|
|
drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
|
|
|
|
dev_priv->sarea_priv;
|
|
|
|
|
|
|
|
if (copy_from_user(&d, (drm_i810_dma_t __user *) arg, sizeof(d)))
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EFAULT;
|
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
|
|
|
d.granted = 0;
|
|
|
|
|
|
|
|
retcode = i810_dma_get_buffer(dev, &d, filp);
|
|
|
|
|
|
|
|
DRM_DEBUG("i810_dma: %d returning %d, granted = %d\n",
|
|
|
|
current->pid, retcode, d.granted);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (copy_to_user((drm_dma_t __user *) arg, &d, sizeof(d)))
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EFAULT;
|
2005-09-25 12:28:13 +08:00
|
|
|
sarea_priv->last_dispatch = (int)hw_status[5];
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
return retcode;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_copybuf(struct inode *inode,
|
2005-09-25 12:28:13 +08:00
|
|
|
struct file *filp, unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
/* Never copy - 2.4.x doesn't need it */
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_docopy(struct inode *inode, struct file *filp, unsigned int cmd,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
/* Never copy - 2.4.x doesn't need it */
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static void i810_dma_dispatch_mc(drm_device_t * dev, drm_buf_t * buf, int used,
|
|
|
|
unsigned int last_render)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
drm_i810_buf_priv_t *buf_priv = buf->dev_private;
|
|
|
|
drm_i810_sarea_t *sarea_priv = dev_priv->sarea_priv;
|
|
|
|
unsigned long address = (unsigned long)buf->bus_address;
|
|
|
|
unsigned long start = address - dev->agp->base;
|
|
|
|
int u;
|
|
|
|
RING_LOCALS;
|
|
|
|
|
|
|
|
i810_kernel_lost_context(dev);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
u = cmpxchg(buf_priv->in_use, I810_BUF_CLIENT, I810_BUF_HARDWARE);
|
2005-04-17 06:20:36 +08:00
|
|
|
if (u != I810_BUF_CLIENT) {
|
|
|
|
DRM_DEBUG("MC found buffer that isn't mine!\n");
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (used > 4 * 1024)
|
2005-04-17 06:20:36 +08:00
|
|
|
used = 0;
|
|
|
|
|
|
|
|
sarea_priv->dirty = 0x7f;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
DRM_DEBUG("dispatch mc addr 0x%lx, used 0x%x\n", address, used);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
dev_priv->counter++;
|
|
|
|
DRM_DEBUG("dispatch counter : %ld\n", dev_priv->counter);
|
|
|
|
DRM_DEBUG("i810_dma_dispatch_mc\n");
|
|
|
|
DRM_DEBUG("start : %lx\n", start);
|
|
|
|
DRM_DEBUG("used : %d\n", used);
|
|
|
|
DRM_DEBUG("start + used - 4 : %ld\n", start + used - 4);
|
|
|
|
|
|
|
|
if (buf_priv->currently_mapped == I810_BUF_MAPPED) {
|
|
|
|
if (used & 4) {
|
2005-09-25 12:28:13 +08:00
|
|
|
*(u32 *) ((u32) buf_priv->virtual + used) = 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
used += 4;
|
|
|
|
}
|
|
|
|
|
|
|
|
i810_unmap_buffer(buf);
|
|
|
|
}
|
|
|
|
BEGIN_LP_RING(4);
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(CMD_OP_BATCH_BUFFER);
|
|
|
|
OUT_RING(start | BB1_PROTECTED);
|
|
|
|
OUT_RING(start + used - 4);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
|
|
|
|
BEGIN_LP_RING(8);
|
2005-09-25 12:28:13 +08:00
|
|
|
OUT_RING(CMD_STORE_DWORD_IDX);
|
|
|
|
OUT_RING(buf_priv->my_use_idx);
|
|
|
|
OUT_RING(I810_BUF_FREE);
|
|
|
|
OUT_RING(0);
|
|
|
|
|
|
|
|
OUT_RING(CMD_STORE_DWORD_IDX);
|
|
|
|
OUT_RING(16);
|
|
|
|
OUT_RING(last_render);
|
|
|
|
OUT_RING(0);
|
2005-04-17 06:20:36 +08:00
|
|
|
ADVANCE_LP_RING();
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_dma_mc(struct inode *inode, struct file *filp,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
|
|
|
drm_device_dma_t *dma = dev->dma;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
u32 *hw_status = dev_priv->hw_status_page;
|
|
|
|
drm_i810_sarea_t *sarea_priv = (drm_i810_sarea_t *)
|
2005-09-25 12:28:13 +08:00
|
|
|
dev_priv->sarea_priv;
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_i810_mc_t mc;
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (copy_from_user(&mc, (drm_i810_mc_t __user *) arg, sizeof(mc)))
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EFAULT;
|
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
|
|
|
if (mc.idx >= dma->buf_count || mc.idx < 0)
|
|
|
|
return -EINVAL;
|
|
|
|
|
|
|
|
i810_dma_dispatch_mc(dev, dma->buflist[mc.idx], mc.used,
|
2005-09-25 12:28:13 +08:00
|
|
|
mc.last_render);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
atomic_add(mc.used, &dev->counts[_DRM_STAT_SECONDARY]);
|
|
|
|
atomic_inc(&dev->counts[_DRM_STAT_DMA]);
|
2005-09-25 12:28:13 +08:00
|
|
|
sarea_priv->last_enqueue = dev_priv->counter - 1;
|
|
|
|
sarea_priv->last_dispatch = (int)hw_status[5];
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_rstatus(struct inode *inode, struct file *filp,
|
|
|
|
unsigned int cmd, unsigned long arg)
|
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
return (int)(((u32 *) (dev_priv->hw_status_page))[4]);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_ov0_info(struct inode *inode, struct file *filp,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
drm_i810_overlay_t data;
|
|
|
|
|
|
|
|
data.offset = dev_priv->overlay_offset;
|
|
|
|
data.physical = dev_priv->overlay_physical;
|
2005-09-25 12:28:13 +08:00
|
|
|
if (copy_to_user
|
|
|
|
((drm_i810_overlay_t __user *) arg, &data, sizeof(data)))
|
2005-04-17 06:20:36 +08:00
|
|
|
return -EFAULT;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_fstatus(struct inode *inode, struct file *filp,
|
|
|
|
unsigned int cmd, unsigned long arg)
|
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
|
|
|
return I810_READ(0x30008);
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_ov0_flip(struct inode *inode, struct file *filp,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
2005-09-25 12:28:13 +08:00
|
|
|
drm_i810_private_t *dev_priv = (drm_i810_private_t *) dev->dev_private;
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
|
|
|
//Tell the overlay to update
|
2005-09-25 12:28:13 +08:00
|
|
|
I810_WRITE(0x30000, dev_priv->overlay_physical | 0x80000000);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Not sure why this isn't set all the time:
|
2005-09-25 12:28:13 +08:00
|
|
|
*/
|
|
|
|
static void i810_do_init_pageflip(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
2005-09-25 12:28:13 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
|
|
|
dev_priv->page_flipping = 1;
|
|
|
|
dev_priv->current_page = 0;
|
|
|
|
dev_priv->sarea_priv->pf_current_page = dev_priv->current_page;
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
static int i810_do_cleanup_pageflip(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
|
|
|
if (dev_priv->current_page != 0)
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_dispatch_flip(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
|
|
|
dev_priv->page_flipping = 0;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int i810_flip_bufs(struct inode *inode, struct file *filp,
|
2005-09-25 12:28:13 +08:00
|
|
|
unsigned int cmd, unsigned long arg)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
drm_file_t *priv = filp->private_data;
|
|
|
|
drm_device_t *dev = priv->head->dev;
|
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
|
|
|
DRM_DEBUG("%s\n", __FUNCTION__);
|
|
|
|
|
|
|
|
LOCK_TEST_WITH_RETURN(dev, filp);
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
if (!dev_priv->page_flipping)
|
|
|
|
i810_do_init_pageflip(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_dispatch_flip(dev);
|
|
|
|
return 0;
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-11-10 19:16:34 +08:00
|
|
|
int i810_driver_load(drm_device_t *dev, unsigned long flags)
|
|
|
|
{
|
|
|
|
/* i810 has 4 more counters */
|
|
|
|
dev->counters += 4;
|
|
|
|
dev->types[6] = _DRM_STAT_IRQ;
|
|
|
|
dev->types[7] = _DRM_STAT_PRIMARY;
|
|
|
|
dev->types[8] = _DRM_STAT_SECONDARY;
|
|
|
|
dev->types[9] = _DRM_STAT_DMA;
|
|
|
|
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void i810_driver_lastclose(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_cleanup(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
2005-11-10 19:16:34 +08:00
|
|
|
void i810_driver_preclose(drm_device_t * dev, DRMFILE filp)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
if (dev->dev_private) {
|
|
|
|
drm_i810_private_t *dev_priv = dev->dev_private;
|
|
|
|
if (dev_priv->page_flipping) {
|
|
|
|
i810_do_cleanup_pageflip(dev);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2005-11-10 19:16:34 +08:00
|
|
|
void i810_driver_reclaim_buffers_locked(drm_device_t * dev, struct file *filp)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
|
|
|
i810_reclaim_buffers(dev, filp);
|
|
|
|
}
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
int i810_driver_dma_quiescent(drm_device_t * dev)
|
2005-04-17 06:20:36 +08:00
|
|
|
{
|
2005-09-25 12:28:13 +08:00
|
|
|
i810_dma_quiescent(dev);
|
2005-04-17 06:20:36 +08:00
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
drm_ioctl_desc_t i810_ioctls[] = {
|
2006-01-02 10:54:04 +08:00
|
|
|
[DRM_IOCTL_NR(DRM_I810_INIT)] = {i810_dma_init, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_VERTEX)] = {i810_dma_vertex, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_CLEAR)] = {i810_clear_bufs, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_FLUSH)] = {i810_flush_ioctl, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_GETAGE)] = {i810_getage, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_GETBUF)] = {i810_getbuf, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_SWAP)] = {i810_swap_bufs, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_COPY)] = {i810_copybuf, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_DOCOPY)] = {i810_docopy, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_OV0INFO)] = {i810_ov0_info, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_FSTATUS)] = {i810_fstatus, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_OV0FLIP)] = {i810_ov0_flip, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_MC)] = {i810_dma_mc, DRM_AUTH|DRM_MASTER|DRM_ROOT_ONLY},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_RSTATUS)] = {i810_rstatus, DRM_AUTH},
|
|
|
|
[DRM_IOCTL_NR(DRM_I810_FLIP)] = {i810_flip_bufs, DRM_AUTH}
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
|
|
|
int i810_max_ioctl = DRM_ARRAY_SIZE(i810_ioctls);
|
2005-07-10 15:31:26 +08:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Determine if the device really is AGP or not.
|
|
|
|
*
|
|
|
|
* All Intel graphics chipsets are treated as AGP, even if they are really
|
|
|
|
* PCI-e.
|
|
|
|
*
|
|
|
|
* \param dev The device to be tested.
|
|
|
|
*
|
|
|
|
* \returns
|
|
|
|
* A value of 1 is always retured to indictate every i810 is AGP.
|
|
|
|
*/
|
|
|
|
int i810_driver_device_is_agp(drm_device_t * dev)
|
|
|
|
{
|
|
|
|
return 1;
|
|
|
|
}
|