2019-05-29 22:18:02 +08:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
2016-08-22 11:36:17 +08:00
|
|
|
/*
|
|
|
|
* Copyright (c) 2016, Fuzhou Rockchip Electronics Co., Ltd
|
|
|
|
* Author: Lin Huang <hl@rock-chips.com>
|
|
|
|
*/
|
|
|
|
#ifndef __SOC_ROCKCHIP_SIP_H
|
|
|
|
#define __SOC_ROCKCHIP_SIP_H
|
|
|
|
|
|
|
|
#define ROCKCHIP_SIP_DRAM_FREQ 0x82000008
|
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_INIT 0x00
|
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_SET_RATE 0x01
|
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_ROUND_RATE 0x02
|
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_SET_AT_SR 0x03
|
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_GET_BW 0x04
|
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_GET_RATE 0x05
|
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_CLR_IRQ 0x06
|
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_SET_PARAM 0x07
|
2019-03-22 07:14:38 +08:00
|
|
|
#define ROCKCHIP_SIP_CONFIG_DRAM_SET_ODT_PD 0x08
|
2016-08-22 11:36:17 +08:00
|
|
|
|
|
|
|
#endif
|