2005-04-17 06:20:36 +08:00
|
|
|
/**
|
|
|
|
|
* \file radeon_drv.c
|
|
|
|
|
* ATI Radeon driver
|
|
|
|
|
*
|
|
|
|
|
* \author Gareth Hughes <gareth@valinux.com>
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Copyright 2000 VA Linux Systems, Inc., Sunnyvale, California.
|
|
|
|
|
* All Rights Reserved.
|
|
|
|
|
*
|
|
|
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
|
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
|
|
|
* to deal in the Software without restriction, including without limitation
|
|
|
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
|
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
|
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
|
|
|
*
|
|
|
|
|
* The above copyright notice and this permission notice (including the next
|
|
|
|
|
* paragraph) shall be included in all copies or substantial portions of the
|
|
|
|
|
* Software.
|
|
|
|
|
*
|
|
|
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
|
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
|
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
|
|
|
* VA LINUX SYSTEMS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
|
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
|
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
|
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
|
|
|
*/
|
|
|
|
|
|
2012-10-03 01:01:07 +08:00
|
|
|
#include <drm/drmP.h>
|
|
|
|
|
#include <drm/radeon_drm.h>
|
2005-04-17 06:20:36 +08:00
|
|
|
#include "radeon_drv.h"
|
|
|
|
|
|
2012-10-03 01:01:07 +08:00
|
|
|
#include <drm/drm_pciids.h>
|
2009-06-05 20:42:42 +08:00
|
|
|
#include <linux/console.h>
|
2011-08-30 23:04:30 +08:00
|
|
|
#include <linux/module.h>
|
2009-06-05 20:42:42 +08:00
|
|
|
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* KMS wrapper.
|
2010-03-01 14:32:15 +08:00
|
|
|
* - 2.0.0 - initial interface
|
|
|
|
|
* - 2.1.0 - add square tiling interface
|
2010-03-27 03:24:14 +08:00
|
|
|
* - 2.2.0 - add r6xx/r7xx const buffer support
|
2010-02-22 04:24:15 +08:00
|
|
|
* - 2.3.0 - add MSPOS + 3D texture + r500 VAP regs
|
2010-05-13 00:01:13 +08:00
|
|
|
* - 2.4.0 - add crtc id query
|
2010-06-04 07:00:03 +08:00
|
|
|
* - 2.5.0 - add get accel 2 to work around ddx breakage for evergreen
|
2010-07-13 09:11:11 +08:00
|
|
|
* - 2.6.0 - add tiling config query (r6xx+), add initial HiZ support (r300->r500)
|
2010-10-22 01:45:30 +08:00
|
|
|
* 2.7.0 - fixups for r600 2D tiling support. (no external ABI change), add eg dyn gpr regs
|
2011-01-25 06:14:26 +08:00
|
|
|
* 2.8.0 - pageflip support, r500 US_FORMAT regs. r500 ARGB2101010 colorbuf, r300->r500 CMASK, clock crystal query
|
2011-03-01 12:32:27 +08:00
|
|
|
* 2.9.0 - r600 tiling (s3tc,rgtc) working, SET_PREDICATION packet 3 on r600 + eg, backend query
|
2011-07-27 12:17:25 +08:00
|
|
|
* 2.10.0 - fusion 2D tiling
|
|
|
|
|
* 2.11.0 - backend map, initial compute support for the CS checker
|
2011-10-25 07:38:45 +08:00
|
|
|
* 2.12.0 - RADEON_CS_KEEP_TILING_FLAGS
|
2012-01-28 01:17:59 +08:00
|
|
|
* 2.13.0 - virtual memory support, streamout
|
2011-12-17 06:03:42 +08:00
|
|
|
* 2.14.0 - add evergreen tiling informations
|
2012-03-21 05:17:55 +08:00
|
|
|
* 2.15.0 - add max_pipes query
|
2012-06-09 22:57:41 +08:00
|
|
|
* 2.16.0 - fix evergreen 2D tiled surface calculation
|
2012-06-15 04:06:37 +08:00
|
|
|
* 2.17.0 - add STRMOUT_BASE_UPDATE for r7xx
|
2012-07-29 22:24:57 +08:00
|
|
|
* 2.18.0 - r600-eg: allow "invalid" DB formats
|
2012-08-09 22:34:16 +08:00
|
|
|
* 2.19.0 - r600-eg: MSAA textures
|
2012-08-09 22:34:17 +08:00
|
|
|
* 2.20.0 - r600-si: RADEON_INFO_TIMESTAMP query
|
2012-08-19 08:22:09 +08:00
|
|
|
* 2.21.0 - r600-r700: FMASK and CMASK
|
2012-08-24 20:27:36 +08:00
|
|
|
* 2.22.0 - r600 only: RESOLVE_BOX allowed
|
2012-09-25 07:45:33 +08:00
|
|
|
* 2.23.0 - allow STRMOUT_BASE_UPDATE on RS780 and RS880
|
2012-09-25 09:34:01 +08:00
|
|
|
* 2.24.0 - eg only: allow MIP_ADDRESS=0 for MSAA textures
|
2012-12-08 09:00:30 +08:00
|
|
|
* 2.25.0 - eg+: new info request for num SE and num SH
|
2012-12-14 01:08:11 +08:00
|
|
|
* 2.26.0 - r600-eg: fix htile size computation
|
2012-12-14 07:57:07 +08:00
|
|
|
* 2.27.0 - r600-SI: Add CS ioctl support for async DMA
|
2012-12-20 01:26:45 +08:00
|
|
|
* 2.28.0 - r600-eg: Add MEM_WRITE packet support
|
2013-01-12 11:19:37 +08:00
|
|
|
* 2.29.0 - R500 FP16 color clear registers
|
2013-03-01 20:40:31 +08:00
|
|
|
* 2.30.0 - fix for FMASK texturing
|
2013-04-09 05:25:47 +08:00
|
|
|
* 2.31.0 - Add fastfb support for rs690
|
2013-04-09 22:35:42 +08:00
|
|
|
* 2.32.0 - new info request for rings working
|
2013-04-09 23:17:08 +08:00
|
|
|
* 2.33.0 - Add SI tiling mode array query
|
2013-04-11 01:41:25 +08:00
|
|
|
* 2.34.0 - Add CIK tiling mode array query
|
2009-06-05 20:42:42 +08:00
|
|
|
*/
|
|
|
|
|
#define KMS_DRIVER_MAJOR 2
|
2013-04-11 01:41:25 +08:00
|
|
|
#define KMS_DRIVER_MINOR 34
|
2009-06-05 20:42:42 +08:00
|
|
|
#define KMS_DRIVER_PATCHLEVEL 0
|
|
|
|
|
int radeon_driver_load_kms(struct drm_device *dev, unsigned long flags);
|
|
|
|
|
int radeon_driver_unload_kms(struct drm_device *dev);
|
|
|
|
|
void radeon_driver_lastclose_kms(struct drm_device *dev);
|
|
|
|
|
int radeon_driver_open_kms(struct drm_device *dev, struct drm_file *file_priv);
|
|
|
|
|
void radeon_driver_postclose_kms(struct drm_device *dev,
|
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
|
void radeon_driver_preclose_kms(struct drm_device *dev,
|
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
|
int radeon_suspend_kms(struct drm_device *dev, pm_message_t state);
|
|
|
|
|
int radeon_resume_kms(struct drm_device *dev);
|
|
|
|
|
u32 radeon_get_vblank_counter_kms(struct drm_device *dev, int crtc);
|
|
|
|
|
int radeon_enable_vblank_kms(struct drm_device *dev, int crtc);
|
|
|
|
|
void radeon_disable_vblank_kms(struct drm_device *dev, int crtc);
|
2010-10-23 10:42:17 +08:00
|
|
|
int radeon_get_vblank_timestamp_kms(struct drm_device *dev, int crtc,
|
|
|
|
|
int *max_error,
|
|
|
|
|
struct timeval *vblank_time,
|
|
|
|
|
unsigned flags);
|
2009-06-05 20:42:42 +08:00
|
|
|
void radeon_driver_irq_preinstall_kms(struct drm_device *dev);
|
|
|
|
|
int radeon_driver_irq_postinstall_kms(struct drm_device *dev);
|
|
|
|
|
void radeon_driver_irq_uninstall_kms(struct drm_device *dev);
|
|
|
|
|
irqreturn_t radeon_driver_irq_handler_kms(DRM_IRQ_ARGS);
|
|
|
|
|
int radeon_gem_object_init(struct drm_gem_object *obj);
|
|
|
|
|
void radeon_gem_object_free(struct drm_gem_object *obj);
|
drm/radeon: GPU virtual memory support v22
Virtual address space are per drm client (opener of /dev/drm).
Client are in charge of virtual address space, they need to
map bo into it by calling DRM_RADEON_GEM_VA ioctl.
First 16M of virtual address space is reserved by the kernel.
Once using 2 level page table we should be able to have a small
vram memory footprint for each pt (there would be one pt for all
gart, one for all vram and then one first level for each virtual
address space).
Plan include using the sub allocator for a common vm page table
area and using memcpy to copy vm page table in & out. Or use
a gart object and copy things in & out using dma.
v2: agd5f fixes:
- Add vram base offset for vram pages. The GPU physical address of a
vram page is FB_OFFSET + page offset. FB_OFFSET is 0 on discrete
cards and the physical bus address of the stolen memory on
integrated chips.
- VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR covers all vmid's >= 1
v3: agd5f:
- integrate with the semaphore/multi-ring stuff
v4:
- rebase on top ttm dma & multi-ring stuff
- userspace is now in charge of the address space
- no more specific cs vm ioctl, instead cs ioctl has a new
chunk
v5:
- properly handle mem == NULL case from move_notify callback
- fix the vm cleanup path
v6:
- fix update of page table to only happen on valid mem placement
v7:
- add tlb flush for each vm context
- add flags to define mapping property (readable, writeable, snooped)
- make ring id implicit from ib->fence->ring, up to each asic callback
to then do ring specific scheduling if vm ib scheduling function
v8:
- add query for ib limit and kernel reserved virtual space
- rename vm->size to max_pfn (maximum number of page)
- update gem_va ioctl to also allow unmap operation
- bump kernel version to allow userspace to query for vm support
v9:
- rebuild page table only when bind and incrementaly depending
on bo referenced by cs and that have been moved
- allow virtual address space to grow
- use sa allocator for vram page table
- return invalid when querying vm limit on non cayman GPU
- dump vm fault register on lockup
v10: agd5f:
- Move the vm schedule_ib callback to a standalone function, remove
the callback and use the existing ib_execute callback for VM IBs.
v11:
- rebase on top of lastest Linus
v12: agd5f:
- remove spurious backslash
- set IB vm_id to 0 in radeon_ib_get()
v13: agd5f:
- fix handling of RADEON_CHUNK_ID_FLAGS
v14:
- fix va destruction
- fix suspend resume
- forbid bo to have several different va in same vm
v15:
- rebase
v16:
- cleanup left over of vm init/fini
v17: agd5f:
- cs checker
v18: agd5f:
- reworks the CS ioctl to better support multiple rings and
VM. Rather than adding a new chunk id for VM, just re-use the
IB chunk id and add a new flags for VM mode. Also define additional
dwords for the flags chunk id to define the what ring we want to use
(gfx, compute, uvd, etc.) and the priority.
v19:
- fix cs fini in weird case of no ib
- semi working flush fix for ni
- rebase on top of sa allocator changes
v20: agd5f:
- further CS ioctl cleanups from Christian's comments
v21: agd5f:
- integrate CS checker improvements
v22: agd5f:
- final cleanups for release, only allow VM CS on cayman
Signed-off-by: Jerome Glisse <jglisse@redhat.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2012-01-06 11:11:05 +08:00
|
|
|
int radeon_gem_object_open(struct drm_gem_object *obj,
|
|
|
|
|
struct drm_file *file_priv);
|
|
|
|
|
void radeon_gem_object_close(struct drm_gem_object *obj,
|
|
|
|
|
struct drm_file *file_priv);
|
2010-10-23 10:42:17 +08:00
|
|
|
extern int radeon_get_crtc_scanoutpos(struct drm_device *dev, int crtc,
|
|
|
|
|
int *vpos, int *hpos);
|
2013-08-03 01:27:49 +08:00
|
|
|
extern const struct drm_ioctl_desc radeon_ioctls_kms[];
|
2009-06-05 20:42:42 +08:00
|
|
|
extern int radeon_max_kms_ioctl;
|
|
|
|
|
int radeon_mmap(struct file *filp, struct vm_area_struct *vma);
|
2011-02-07 10:16:14 +08:00
|
|
|
int radeon_mode_dumb_mmap(struct drm_file *filp,
|
|
|
|
|
struct drm_device *dev,
|
|
|
|
|
uint32_t handle, uint64_t *offset_p);
|
|
|
|
|
int radeon_mode_dumb_create(struct drm_file *file_priv,
|
|
|
|
|
struct drm_device *dev,
|
|
|
|
|
struct drm_mode_create_dumb *args);
|
2013-01-16 04:47:44 +08:00
|
|
|
struct sg_table *radeon_gem_prime_get_sg_table(struct drm_gem_object *obj);
|
|
|
|
|
struct drm_gem_object *radeon_gem_prime_import_sg_table(struct drm_device *dev,
|
|
|
|
|
size_t size,
|
|
|
|
|
struct sg_table *sg);
|
|
|
|
|
int radeon_gem_prime_pin(struct drm_gem_object *obj);
|
2013-06-27 19:38:18 +08:00
|
|
|
void radeon_gem_prime_unpin(struct drm_gem_object *obj);
|
2013-01-16 04:47:44 +08:00
|
|
|
void *radeon_gem_prime_vmap(struct drm_gem_object *obj);
|
|
|
|
|
void radeon_gem_prime_vunmap(struct drm_gem_object *obj, void *vaddr);
|
2013-01-21 20:58:46 +08:00
|
|
|
extern long radeon_kms_compat_ioctl(struct file *filp, unsigned int cmd,
|
|
|
|
|
unsigned long arg);
|
2011-02-07 10:16:14 +08:00
|
|
|
|
2009-06-05 20:42:42 +08:00
|
|
|
#if defined(CONFIG_DEBUG_FS)
|
|
|
|
|
int radeon_debugfs_init(struct drm_minor *minor);
|
|
|
|
|
void radeon_debugfs_cleanup(struct drm_minor *minor);
|
|
|
|
|
#endif
|
|
|
|
|
|
2013-01-21 20:58:46 +08:00
|
|
|
/* atpx handler */
|
|
|
|
|
#if defined(CONFIG_VGA_SWITCHEROO)
|
|
|
|
|
void radeon_register_atpx_handler(void);
|
|
|
|
|
void radeon_unregister_atpx_handler(void);
|
|
|
|
|
#else
|
|
|
|
|
static inline void radeon_register_atpx_handler(void) {}
|
|
|
|
|
static inline void radeon_unregister_atpx_handler(void) {}
|
|
|
|
|
#endif
|
2005-04-17 06:20:36 +08:00
|
|
|
|
2005-09-30 15:09:07 +08:00
|
|
|
int radeon_no_wb;
|
2013-05-15 09:23:36 +08:00
|
|
|
int radeon_modeset = -1;
|
2009-06-05 20:42:42 +08:00
|
|
|
int radeon_dynclks = -1;
|
|
|
|
|
int radeon_r4xx_atom = 0;
|
|
|
|
|
int radeon_agpmode = 0;
|
|
|
|
|
int radeon_vram_limit = 0;
|
2013-07-06 05:16:51 +08:00
|
|
|
int radeon_gart_size = -1; /* auto */
|
2009-06-05 20:42:42 +08:00
|
|
|
int radeon_benchmarking = 0;
|
2009-07-21 17:23:57 +08:00
|
|
|
int radeon_testing = 0;
|
2009-06-05 20:42:42 +08:00
|
|
|
int radeon_connector_table = 0;
|
2009-08-13 14:32:14 +08:00
|
|
|
int radeon_tv = 1;
|
2013-09-04 02:58:44 +08:00
|
|
|
int radeon_audio = 1;
|
2010-03-31 12:33:27 +08:00
|
|
|
int radeon_disp_priority = 0;
|
2010-03-17 14:07:37 +08:00
|
|
|
int radeon_hw_i2c = 0;
|
2012-06-27 15:35:54 +08:00
|
|
|
int radeon_pcie_gen2 = -1;
|
2011-11-02 02:20:30 +08:00
|
|
|
int radeon_msi = -1;
|
2012-05-02 21:11:21 +08:00
|
|
|
int radeon_lockup_timeout = 10000;
|
2013-04-09 05:25:47 +08:00
|
|
|
int radeon_fastfb = 0;
|
2013-04-13 01:55:22 +08:00
|
|
|
int radeon_dpm = -1;
|
2013-07-17 03:58:50 +08:00
|
|
|
int radeon_aspm = -1;
|
2005-09-30 15:09:07 +08:00
|
|
|
|
2008-07-31 15:07:23 +08:00
|
|
|
MODULE_PARM_DESC(no_wb, "Disable AGP writeback for scratch registers");
|
2005-09-30 15:09:07 +08:00
|
|
|
module_param_named(no_wb, radeon_no_wb, int, 0444);
|
|
|
|
|
|
2009-06-05 20:42:42 +08:00
|
|
|
MODULE_PARM_DESC(modeset, "Disable/Enable modesetting");
|
|
|
|
|
module_param_named(modeset, radeon_modeset, int, 0400);
|
|
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(dynclks, "Disable/Enable dynamic clocks");
|
|
|
|
|
module_param_named(dynclks, radeon_dynclks, int, 0444);
|
|
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(r4xx_atom, "Enable ATOMBIOS modesetting for R4xx");
|
|
|
|
|
module_param_named(r4xx_atom, radeon_r4xx_atom, int, 0444);
|
|
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(vramlimit, "Restrict VRAM for testing");
|
|
|
|
|
module_param_named(vramlimit, radeon_vram_limit, int, 0600);
|
|
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(agpmode, "AGP Mode (-1 == PCI)");
|
|
|
|
|
module_param_named(agpmode, radeon_agpmode, int, 0444);
|
|
|
|
|
|
2013-07-06 05:16:51 +08:00
|
|
|
MODULE_PARM_DESC(gartsize, "Size of PCIE/IGP gart to setup in megabytes (32, 64, etc., -1 = auto)");
|
2009-06-05 20:42:42 +08:00
|
|
|
module_param_named(gartsize, radeon_gart_size, int, 0600);
|
|
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(benchmark, "Run benchmark");
|
|
|
|
|
module_param_named(benchmark, radeon_benchmarking, int, 0444);
|
|
|
|
|
|
2009-07-21 17:23:57 +08:00
|
|
|
MODULE_PARM_DESC(test, "Run tests");
|
|
|
|
|
module_param_named(test, radeon_testing, int, 0444);
|
|
|
|
|
|
2009-06-05 20:42:42 +08:00
|
|
|
MODULE_PARM_DESC(connector_table, "Force connector table");
|
|
|
|
|
module_param_named(connector_table, radeon_connector_table, int, 0444);
|
2009-08-13 14:32:14 +08:00
|
|
|
|
|
|
|
|
MODULE_PARM_DESC(tv, "TV enable (0 = disable)");
|
|
|
|
|
module_param_named(tv, radeon_tv, int, 0444);
|
2009-06-05 20:42:42 +08:00
|
|
|
|
2011-06-07 05:39:16 +08:00
|
|
|
MODULE_PARM_DESC(audio, "Audio enable (1 = enable)");
|
2009-10-12 05:49:13 +08:00
|
|
|
module_param_named(audio, radeon_audio, int, 0444);
|
|
|
|
|
|
2010-03-31 12:33:27 +08:00
|
|
|
MODULE_PARM_DESC(disp_priority, "Display Priority (0 = auto, 1 = normal, 2 = high)");
|
|
|
|
|
module_param_named(disp_priority, radeon_disp_priority, int, 0444);
|
|
|
|
|
|
2010-03-17 14:07:37 +08:00
|
|
|
MODULE_PARM_DESC(hw_i2c, "hw i2c engine enable (0 = disable)");
|
|
|
|
|
module_param_named(hw_i2c, radeon_hw_i2c, int, 0444);
|
|
|
|
|
|
2012-06-27 15:35:54 +08:00
|
|
|
MODULE_PARM_DESC(pcie_gen2, "PCIE Gen2 mode (-1 = auto, 0 = disable, 1 = enable)");
|
2011-01-13 09:05:11 +08:00
|
|
|
module_param_named(pcie_gen2, radeon_pcie_gen2, int, 0444);
|
|
|
|
|
|
2011-11-02 02:20:30 +08:00
|
|
|
MODULE_PARM_DESC(msi, "MSI support (1 = enable, 0 = disable, -1 = auto)");
|
|
|
|
|
module_param_named(msi, radeon_msi, int, 0444);
|
|
|
|
|
|
2012-05-02 21:11:21 +08:00
|
|
|
MODULE_PARM_DESC(lockup_timeout, "GPU lockup timeout in ms (defaul 10000 = 10 seconds, 0 = disable)");
|
|
|
|
|
module_param_named(lockup_timeout, radeon_lockup_timeout, int, 0444);
|
|
|
|
|
|
2013-04-09 05:25:47 +08:00
|
|
|
MODULE_PARM_DESC(fastfb, "Direct FB access for IGP chips (0 = disable, 1 = enable)");
|
|
|
|
|
module_param_named(fastfb, radeon_fastfb, int, 0444);
|
|
|
|
|
|
2013-04-13 01:55:22 +08:00
|
|
|
MODULE_PARM_DESC(dpm, "DPM support (1 = enable, 0 = disable, -1 = auto)");
|
|
|
|
|
module_param_named(dpm, radeon_dpm, int, 0444);
|
|
|
|
|
|
2013-07-17 03:58:50 +08:00
|
|
|
MODULE_PARM_DESC(aspm, "ASPM support (1 = enable, 0 = disable, -1 = auto)");
|
|
|
|
|
module_param_named(aspm, radeon_aspm, int, 0444);
|
|
|
|
|
|
2013-01-21 20:58:46 +08:00
|
|
|
static struct pci_device_id pciidlist[] = {
|
|
|
|
|
radeon_PCI_IDS
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
MODULE_DEVICE_TABLE(pci, pciidlist);
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_DRM_RADEON_UMS
|
|
|
|
|
|
2008-10-01 03:14:26 +08:00
|
|
|
static int radeon_suspend(struct drm_device *dev, pm_message_t state)
|
|
|
|
|
{
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
|
2009-03-10 16:36:38 +08:00
|
|
|
if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
|
|
|
|
|
return 0;
|
|
|
|
|
|
2008-10-01 03:14:26 +08:00
|
|
|
/* Disable *all* interrupts */
|
2009-03-07 00:47:54 +08:00
|
|
|
if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
|
2008-10-01 03:14:26 +08:00
|
|
|
RADEON_WRITE(R500_DxMODE_INT_MASK, 0);
|
|
|
|
|
RADEON_WRITE(RADEON_GEN_INT_CNTL, 0);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int radeon_resume(struct drm_device *dev)
|
|
|
|
|
{
|
|
|
|
|
drm_radeon_private_t *dev_priv = dev->dev_private;
|
|
|
|
|
|
2009-03-10 16:36:38 +08:00
|
|
|
if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_R600)
|
|
|
|
|
return 0;
|
|
|
|
|
|
2008-10-01 03:14:26 +08:00
|
|
|
/* Restore interrupt registers */
|
2009-03-07 00:47:54 +08:00
|
|
|
if ((dev_priv->flags & RADEON_FAMILY_MASK) >= CHIP_RS600)
|
2008-10-01 03:14:26 +08:00
|
|
|
RADEON_WRITE(R500_DxMODE_INT_MASK, dev_priv->r500_disp_irq_reg);
|
|
|
|
|
RADEON_WRITE(RADEON_GEN_INT_CNTL, dev_priv->irq_enable_reg);
|
|
|
|
|
return 0;
|
|
|
|
|
}
|
|
|
|
|
|
2011-10-31 22:28:57 +08:00
|
|
|
static const struct file_operations radeon_driver_old_fops = {
|
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
|
.open = drm_open,
|
|
|
|
|
.release = drm_release,
|
|
|
|
|
.unlocked_ioctl = drm_ioctl,
|
|
|
|
|
.mmap = drm_mmap,
|
|
|
|
|
.poll = drm_poll,
|
|
|
|
|
.read = drm_read,
|
|
|
|
|
#ifdef CONFIG_COMPAT
|
|
|
|
|
.compat_ioctl = radeon_compat_ioctl,
|
|
|
|
|
#endif
|
|
|
|
|
.llseek = noop_llseek,
|
|
|
|
|
};
|
|
|
|
|
|
2009-06-05 20:42:42 +08:00
|
|
|
static struct drm_driver driver_old = {
|
2005-09-25 12:28:13 +08:00
|
|
|
.driver_features =
|
drm: rip out drm_core_has_MTRR checks
The new arch_phys_wc_add/del functions do the right thing both with
and without MTRR support in the kernel. So we can drop these
additional checks.
David Herrmann suggest to also kill the DRIVER_USE_MTRR flag since
it's now unused, which spurred me to do a bit a better audit of the
affected drivers. David helped a lot in that. Quoting our mail
discussion:
On Wed, Jul 10, 2013 at 5:41 PM, David Herrmann <dh.herrmann@gmail.com> wrote:
> On Wed, Jul 10, 2013 at 5:22 PM, Daniel Vetter <daniel.vetter@ffwll.ch> wrote:
>> On Wed, Jul 10, 2013 at 3:51 PM, David Herrmann <dh.herrmann@gmail.com> wrote:
>>>> -#if __OS_HAS_MTRR
>>>> -static inline int drm_core_has_MTRR(struct drm_device *dev)
>>>> -{
>>>> - return drm_core_check_feature(dev, DRIVER_USE_MTRR);
>>>> -}
>>>> -#else
>>>> -#define drm_core_has_MTRR(dev) (0)
>>>> -#endif
>>>> -
>>>
>>> That was the last user of DRIVER_USE_MTRR (apart from drivers setting
>>> it in .driver_features). Any reason to keep it around?
>>
>> Yeah, I guess we could rip things out. Which will also force me to
>> properly audit drivers for the eventual behaviour change this could
>> entail (in case there's an x86 driver which did not ask for an mtrr,
>> but iirc there isn't).
>
> david@david-mb ~/dev/kernel/linux $ for i in drivers/gpu/drm/* ; do if
> test -d "$i" ; then if ! grep -q USE_MTRR -r $i ; then echo $i ; fi ;
> fi ; done
> drivers/gpu/drm/exynos
> drivers/gpu/drm/gma500
> drivers/gpu/drm/i2c
> drivers/gpu/drm/nouveau
> drivers/gpu/drm/omapdrm
> drivers/gpu/drm/qxl
> drivers/gpu/drm/rcar-du
> drivers/gpu/drm/shmobile
> drivers/gpu/drm/tilcdc
> drivers/gpu/drm/ttm
> drivers/gpu/drm/udl
> drivers/gpu/drm/vmwgfx
> david@david-mb ~/dev/kernel/linux $
>
> So for x86 gma500,nouveau,qxl,udl,vmwgfx don't set DRIVER_USE_MTRR.
> But I cannot tell whether they break if we call arch_phys_wc_add/del,
> anyway. At least nouveau seemed to work here, but it doesn't use AGP
> or drm_bufs, I guess.
Cool, thanks a lot for stitching together the list of drivers to look
at. So for real KMS drivers it's the drives responsibility to add an
mtrr if it needs one. nouvea, radeon, mgag200, i915 and vmwgfx do that
already. Somehow the savage driver also ends up doing that, I have no
idea why.
Note that gma500 as a pure KMS driver doesn't need MTRR setup since
the platforms that it supports all support PAT. So no MTRRs needed to
get wc iomappings.
The mtrr support in the drm core is all for legacy mappings of garts,
framebuffers and registers. All legacy drivers set the USE_MTRR flag,
so we're good there.
All in all I think we can really just ditch this
/endquote
v2: Also kill DRIVER_USE_MTRR as suggested by David Herrmann
v3: Rebase on top of David Herrmann's agp setup/cleanup changes.
Cc: David Herrmann <dh.herrmann@gmail.com>
Cc: Andy Lutomirski <luto@amacapital.net>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Acked-by: Andy Lutomirski <luto@amacapital.net>
Reviewed-by: David Herrmann <dh.herrmann@gmail.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2013-08-08 21:41:27 +08:00
|
|
|
DRIVER_USE_AGP | DRIVER_PCI_DMA | DRIVER_SG |
|
2008-10-01 03:14:26 +08:00
|
|
|
DRIVER_HAVE_IRQ | DRIVER_HAVE_DMA | DRIVER_IRQ_SHARED,
|
2005-04-17 06:20:36 +08:00
|
|
|
.dev_priv_size = sizeof(drm_radeon_buf_priv_t),
|
2005-11-10 19:16:34 +08:00
|
|
|
.load = radeon_driver_load,
|
|
|
|
|
.firstopen = radeon_driver_firstopen,
|
|
|
|
|
.open = radeon_driver_open,
|
|
|
|
|
.preclose = radeon_driver_preclose,
|
|
|
|
|
.postclose = radeon_driver_postclose,
|
|
|
|
|
.lastclose = radeon_driver_lastclose,
|
|
|
|
|
.unload = radeon_driver_unload,
|
2008-10-01 03:14:26 +08:00
|
|
|
.suspend = radeon_suspend,
|
|
|
|
|
.resume = radeon_resume,
|
|
|
|
|
.get_vblank_counter = radeon_get_vblank_counter,
|
|
|
|
|
.enable_vblank = radeon_enable_vblank,
|
|
|
|
|
.disable_vblank = radeon_disable_vblank,
|
2008-12-19 07:22:02 +08:00
|
|
|
.master_create = radeon_master_create,
|
|
|
|
|
.master_destroy = radeon_master_destroy,
|
2005-04-17 06:20:36 +08:00
|
|
|
.irq_preinstall = radeon_driver_irq_preinstall,
|
|
|
|
|
.irq_postinstall = radeon_driver_irq_postinstall,
|
|
|
|
|
.irq_uninstall = radeon_driver_irq_uninstall,
|
|
|
|
|
.irq_handler = radeon_driver_irq_handler,
|
|
|
|
|
.ioctls = radeon_ioctls,
|
|
|
|
|
.dma_ioctl = radeon_cp_buffers,
|
2011-10-31 22:28:57 +08:00
|
|
|
.fops = &radeon_driver_old_fops,
|
2005-11-10 19:16:34 +08:00
|
|
|
.name = DRIVER_NAME,
|
|
|
|
|
.desc = DRIVER_DESC,
|
|
|
|
|
.date = DRIVER_DATE,
|
|
|
|
|
.major = DRIVER_MAJOR,
|
|
|
|
|
.minor = DRIVER_MINOR,
|
|
|
|
|
.patchlevel = DRIVER_PATCHLEVEL,
|
2005-04-17 06:20:36 +08:00
|
|
|
};
|
|
|
|
|
|
2013-01-21 20:58:46 +08:00
|
|
|
#endif
|
|
|
|
|
|
2009-06-05 20:42:42 +08:00
|
|
|
static struct drm_driver kms_driver;
|
|
|
|
|
|
2012-11-09 17:19:39 +08:00
|
|
|
static int radeon_kick_out_firmware_fb(struct pci_dev *pdev)
|
2010-10-07 00:39:07 +08:00
|
|
|
{
|
|
|
|
|
struct apertures_struct *ap;
|
|
|
|
|
bool primary = false;
|
|
|
|
|
|
|
|
|
|
ap = alloc_apertures(1);
|
2012-11-09 17:19:39 +08:00
|
|
|
if (!ap)
|
|
|
|
|
return -ENOMEM;
|
|
|
|
|
|
2010-10-07 00:39:07 +08:00
|
|
|
ap->ranges[0].base = pci_resource_start(pdev, 0);
|
|
|
|
|
ap->ranges[0].size = pci_resource_len(pdev, 0);
|
|
|
|
|
|
|
|
|
|
#ifdef CONFIG_X86
|
|
|
|
|
primary = pdev->resource[PCI_ROM_RESOURCE].flags & IORESOURCE_ROM_SHADOW;
|
|
|
|
|
#endif
|
|
|
|
|
remove_conflicting_framebuffers(ap, "radeondrmfb", primary);
|
|
|
|
|
kfree(ap);
|
2012-11-09 17:19:39 +08:00
|
|
|
|
|
|
|
|
return 0;
|
2010-10-07 00:39:07 +08:00
|
|
|
}
|
|
|
|
|
|
2012-12-22 07:09:25 +08:00
|
|
|
static int radeon_pci_probe(struct pci_dev *pdev,
|
|
|
|
|
const struct pci_device_id *ent)
|
2009-06-05 20:42:42 +08:00
|
|
|
{
|
2012-11-09 17:19:39 +08:00
|
|
|
int ret;
|
|
|
|
|
|
2010-10-07 00:39:07 +08:00
|
|
|
/* Get rid of things like offb */
|
2012-11-09 17:19:39 +08:00
|
|
|
ret = radeon_kick_out_firmware_fb(pdev);
|
|
|
|
|
if (ret)
|
|
|
|
|
return ret;
|
2010-10-07 00:39:07 +08:00
|
|
|
|
2010-05-28 03:40:25 +08:00
|
|
|
return drm_get_pci_dev(pdev, ent, &kms_driver);
|
2009-06-05 20:42:42 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void
|
|
|
|
|
radeon_pci_remove(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
struct drm_device *dev = pci_get_drvdata(pdev);
|
|
|
|
|
|
|
|
|
|
drm_put_dev(dev);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int
|
|
|
|
|
radeon_pci_suspend(struct pci_dev *pdev, pm_message_t state)
|
|
|
|
|
{
|
|
|
|
|
struct drm_device *dev = pci_get_drvdata(pdev);
|
|
|
|
|
return radeon_suspend_kms(dev, state);
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static int
|
|
|
|
|
radeon_pci_resume(struct pci_dev *pdev)
|
|
|
|
|
{
|
|
|
|
|
struct drm_device *dev = pci_get_drvdata(pdev);
|
|
|
|
|
return radeon_resume_kms(dev);
|
|
|
|
|
}
|
|
|
|
|
|
2011-10-31 22:28:57 +08:00
|
|
|
static const struct file_operations radeon_driver_kms_fops = {
|
|
|
|
|
.owner = THIS_MODULE,
|
|
|
|
|
.open = drm_open,
|
|
|
|
|
.release = drm_release,
|
|
|
|
|
.unlocked_ioctl = drm_ioctl,
|
|
|
|
|
.mmap = radeon_mmap,
|
|
|
|
|
.poll = drm_poll,
|
|
|
|
|
.read = drm_read,
|
|
|
|
|
#ifdef CONFIG_COMPAT
|
|
|
|
|
.compat_ioctl = radeon_kms_compat_ioctl,
|
|
|
|
|
#endif
|
|
|
|
|
};
|
|
|
|
|
|
2009-06-05 20:42:42 +08:00
|
|
|
static struct drm_driver kms_driver = {
|
|
|
|
|
.driver_features =
|
drm: rip out drm_core_has_MTRR checks
The new arch_phys_wc_add/del functions do the right thing both with
and without MTRR support in the kernel. So we can drop these
additional checks.
David Herrmann suggest to also kill the DRIVER_USE_MTRR flag since
it's now unused, which spurred me to do a bit a better audit of the
affected drivers. David helped a lot in that. Quoting our mail
discussion:
On Wed, Jul 10, 2013 at 5:41 PM, David Herrmann <dh.herrmann@gmail.com> wrote:
> On Wed, Jul 10, 2013 at 5:22 PM, Daniel Vetter <daniel.vetter@ffwll.ch> wrote:
>> On Wed, Jul 10, 2013 at 3:51 PM, David Herrmann <dh.herrmann@gmail.com> wrote:
>>>> -#if __OS_HAS_MTRR
>>>> -static inline int drm_core_has_MTRR(struct drm_device *dev)
>>>> -{
>>>> - return drm_core_check_feature(dev, DRIVER_USE_MTRR);
>>>> -}
>>>> -#else
>>>> -#define drm_core_has_MTRR(dev) (0)
>>>> -#endif
>>>> -
>>>
>>> That was the last user of DRIVER_USE_MTRR (apart from drivers setting
>>> it in .driver_features). Any reason to keep it around?
>>
>> Yeah, I guess we could rip things out. Which will also force me to
>> properly audit drivers for the eventual behaviour change this could
>> entail (in case there's an x86 driver which did not ask for an mtrr,
>> but iirc there isn't).
>
> david@david-mb ~/dev/kernel/linux $ for i in drivers/gpu/drm/* ; do if
> test -d "$i" ; then if ! grep -q USE_MTRR -r $i ; then echo $i ; fi ;
> fi ; done
> drivers/gpu/drm/exynos
> drivers/gpu/drm/gma500
> drivers/gpu/drm/i2c
> drivers/gpu/drm/nouveau
> drivers/gpu/drm/omapdrm
> drivers/gpu/drm/qxl
> drivers/gpu/drm/rcar-du
> drivers/gpu/drm/shmobile
> drivers/gpu/drm/tilcdc
> drivers/gpu/drm/ttm
> drivers/gpu/drm/udl
> drivers/gpu/drm/vmwgfx
> david@david-mb ~/dev/kernel/linux $
>
> So for x86 gma500,nouveau,qxl,udl,vmwgfx don't set DRIVER_USE_MTRR.
> But I cannot tell whether they break if we call arch_phys_wc_add/del,
> anyway. At least nouveau seemed to work here, but it doesn't use AGP
> or drm_bufs, I guess.
Cool, thanks a lot for stitching together the list of drivers to look
at. So for real KMS drivers it's the drives responsibility to add an
mtrr if it needs one. nouvea, radeon, mgag200, i915 and vmwgfx do that
already. Somehow the savage driver also ends up doing that, I have no
idea why.
Note that gma500 as a pure KMS driver doesn't need MTRR setup since
the platforms that it supports all support PAT. So no MTRRs needed to
get wc iomappings.
The mtrr support in the drm core is all for legacy mappings of garts,
framebuffers and registers. All legacy drivers set the USE_MTRR flag,
so we're good there.
All in all I think we can really just ditch this
/endquote
v2: Also kill DRIVER_USE_MTRR as suggested by David Herrmann
v3: Rebase on top of David Herrmann's agp setup/cleanup changes.
Cc: David Herrmann <dh.herrmann@gmail.com>
Cc: Andy Lutomirski <luto@amacapital.net>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Acked-by: Andy Lutomirski <luto@amacapital.net>
Reviewed-by: David Herrmann <dh.herrmann@gmail.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2013-08-08 21:41:27 +08:00
|
|
|
DRIVER_USE_AGP |
|
2013-07-10 20:11:49 +08:00
|
|
|
DRIVER_HAVE_IRQ | DRIVER_IRQ_SHARED | DRIVER_GEM |
|
2013-08-26 00:29:03 +08:00
|
|
|
DRIVER_PRIME | DRIVER_RENDER,
|
2009-06-05 20:42:42 +08:00
|
|
|
.dev_priv_size = 0,
|
|
|
|
|
.load = radeon_driver_load_kms,
|
|
|
|
|
.open = radeon_driver_open_kms,
|
|
|
|
|
.preclose = radeon_driver_preclose_kms,
|
|
|
|
|
.postclose = radeon_driver_postclose_kms,
|
|
|
|
|
.lastclose = radeon_driver_lastclose_kms,
|
|
|
|
|
.unload = radeon_driver_unload_kms,
|
|
|
|
|
.suspend = radeon_suspend_kms,
|
|
|
|
|
.resume = radeon_resume_kms,
|
|
|
|
|
.get_vblank_counter = radeon_get_vblank_counter_kms,
|
|
|
|
|
.enable_vblank = radeon_enable_vblank_kms,
|
|
|
|
|
.disable_vblank = radeon_disable_vblank_kms,
|
2010-10-23 10:42:17 +08:00
|
|
|
.get_vblank_timestamp = radeon_get_vblank_timestamp_kms,
|
|
|
|
|
.get_scanout_position = radeon_get_crtc_scanoutpos,
|
2009-06-05 20:42:42 +08:00
|
|
|
#if defined(CONFIG_DEBUG_FS)
|
|
|
|
|
.debugfs_init = radeon_debugfs_init,
|
|
|
|
|
.debugfs_cleanup = radeon_debugfs_cleanup,
|
|
|
|
|
#endif
|
|
|
|
|
.irq_preinstall = radeon_driver_irq_preinstall_kms,
|
|
|
|
|
.irq_postinstall = radeon_driver_irq_postinstall_kms,
|
|
|
|
|
.irq_uninstall = radeon_driver_irq_uninstall_kms,
|
|
|
|
|
.irq_handler = radeon_driver_irq_handler_kms,
|
|
|
|
|
.ioctls = radeon_ioctls_kms,
|
|
|
|
|
.gem_init_object = radeon_gem_object_init,
|
|
|
|
|
.gem_free_object = radeon_gem_object_free,
|
drm/radeon: GPU virtual memory support v22
Virtual address space are per drm client (opener of /dev/drm).
Client are in charge of virtual address space, they need to
map bo into it by calling DRM_RADEON_GEM_VA ioctl.
First 16M of virtual address space is reserved by the kernel.
Once using 2 level page table we should be able to have a small
vram memory footprint for each pt (there would be one pt for all
gart, one for all vram and then one first level for each virtual
address space).
Plan include using the sub allocator for a common vm page table
area and using memcpy to copy vm page table in & out. Or use
a gart object and copy things in & out using dma.
v2: agd5f fixes:
- Add vram base offset for vram pages. The GPU physical address of a
vram page is FB_OFFSET + page offset. FB_OFFSET is 0 on discrete
cards and the physical bus address of the stolen memory on
integrated chips.
- VM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR covers all vmid's >= 1
v3: agd5f:
- integrate with the semaphore/multi-ring stuff
v4:
- rebase on top ttm dma & multi-ring stuff
- userspace is now in charge of the address space
- no more specific cs vm ioctl, instead cs ioctl has a new
chunk
v5:
- properly handle mem == NULL case from move_notify callback
- fix the vm cleanup path
v6:
- fix update of page table to only happen on valid mem placement
v7:
- add tlb flush for each vm context
- add flags to define mapping property (readable, writeable, snooped)
- make ring id implicit from ib->fence->ring, up to each asic callback
to then do ring specific scheduling if vm ib scheduling function
v8:
- add query for ib limit and kernel reserved virtual space
- rename vm->size to max_pfn (maximum number of page)
- update gem_va ioctl to also allow unmap operation
- bump kernel version to allow userspace to query for vm support
v9:
- rebuild page table only when bind and incrementaly depending
on bo referenced by cs and that have been moved
- allow virtual address space to grow
- use sa allocator for vram page table
- return invalid when querying vm limit on non cayman GPU
- dump vm fault register on lockup
v10: agd5f:
- Move the vm schedule_ib callback to a standalone function, remove
the callback and use the existing ib_execute callback for VM IBs.
v11:
- rebase on top of lastest Linus
v12: agd5f:
- remove spurious backslash
- set IB vm_id to 0 in radeon_ib_get()
v13: agd5f:
- fix handling of RADEON_CHUNK_ID_FLAGS
v14:
- fix va destruction
- fix suspend resume
- forbid bo to have several different va in same vm
v15:
- rebase
v16:
- cleanup left over of vm init/fini
v17: agd5f:
- cs checker
v18: agd5f:
- reworks the CS ioctl to better support multiple rings and
VM. Rather than adding a new chunk id for VM, just re-use the
IB chunk id and add a new flags for VM mode. Also define additional
dwords for the flags chunk id to define the what ring we want to use
(gfx, compute, uvd, etc.) and the priority.
v19:
- fix cs fini in weird case of no ib
- semi working flush fix for ni
- rebase on top of sa allocator changes
v20: agd5f:
- further CS ioctl cleanups from Christian's comments
v21: agd5f:
- integrate CS checker improvements
v22: agd5f:
- final cleanups for release, only allow VM CS on cayman
Signed-off-by: Jerome Glisse <jglisse@redhat.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Signed-off-by: Dave Airlie <airlied@redhat.com>
2012-01-06 11:11:05 +08:00
|
|
|
.gem_open_object = radeon_gem_object_open,
|
|
|
|
|
.gem_close_object = radeon_gem_object_close,
|
2011-02-07 10:16:14 +08:00
|
|
|
.dumb_create = radeon_mode_dumb_create,
|
|
|
|
|
.dumb_map_offset = radeon_mode_dumb_mmap,
|
2013-07-16 15:12:04 +08:00
|
|
|
.dumb_destroy = drm_gem_dumb_destroy,
|
2011-10-31 22:28:57 +08:00
|
|
|
.fops = &radeon_driver_kms_fops,
|
2012-05-11 06:33:13 +08:00
|
|
|
|
|
|
|
|
.prime_handle_to_fd = drm_gem_prime_handle_to_fd,
|
|
|
|
|
.prime_fd_to_handle = drm_gem_prime_fd_to_handle,
|
2013-01-16 04:47:44 +08:00
|
|
|
.gem_prime_export = drm_gem_prime_export,
|
|
|
|
|
.gem_prime_import = drm_gem_prime_import,
|
|
|
|
|
.gem_prime_pin = radeon_gem_prime_pin,
|
2013-06-27 19:38:18 +08:00
|
|
|
.gem_prime_unpin = radeon_gem_prime_unpin,
|
2013-01-16 04:47:44 +08:00
|
|
|
.gem_prime_get_sg_table = radeon_gem_prime_get_sg_table,
|
|
|
|
|
.gem_prime_import_sg_table = radeon_gem_prime_import_sg_table,
|
|
|
|
|
.gem_prime_vmap = radeon_gem_prime_vmap,
|
|
|
|
|
.gem_prime_vunmap = radeon_gem_prime_vunmap,
|
2012-05-11 06:33:13 +08:00
|
|
|
|
2009-06-05 20:42:42 +08:00
|
|
|
.name = DRIVER_NAME,
|
|
|
|
|
.desc = DRIVER_DESC,
|
|
|
|
|
.date = DRIVER_DATE,
|
|
|
|
|
.major = KMS_DRIVER_MAJOR,
|
|
|
|
|
.minor = KMS_DRIVER_MINOR,
|
|
|
|
|
.patchlevel = KMS_DRIVER_PATCHLEVEL,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct drm_driver *driver;
|
2010-12-15 01:16:38 +08:00
|
|
|
static struct pci_driver *pdriver;
|
|
|
|
|
|
2013-01-21 20:58:46 +08:00
|
|
|
#ifdef CONFIG_DRM_RADEON_UMS
|
2010-12-15 01:16:38 +08:00
|
|
|
static struct pci_driver radeon_pci_driver = {
|
|
|
|
|
.name = DRIVER_NAME,
|
|
|
|
|
.id_table = pciidlist,
|
|
|
|
|
};
|
2013-01-21 20:58:46 +08:00
|
|
|
#endif
|
2010-12-15 01:16:38 +08:00
|
|
|
|
|
|
|
|
static struct pci_driver radeon_kms_pci_driver = {
|
|
|
|
|
.name = DRIVER_NAME,
|
|
|
|
|
.id_table = pciidlist,
|
|
|
|
|
.probe = radeon_pci_probe,
|
|
|
|
|
.remove = radeon_pci_remove,
|
|
|
|
|
.suspend = radeon_pci_suspend,
|
|
|
|
|
.resume = radeon_pci_resume,
|
|
|
|
|
};
|
2009-06-05 20:42:42 +08:00
|
|
|
|
2005-04-17 06:20:36 +08:00
|
|
|
static int __init radeon_init(void)
|
|
|
|
|
{
|
2013-05-15 09:23:36 +08:00
|
|
|
#ifdef CONFIG_VGA_CONSOLE
|
|
|
|
|
if (vgacon_text_force() && radeon_modeset == -1) {
|
|
|
|
|
DRM_INFO("VGACON disable radeon kernel modesetting.\n");
|
|
|
|
|
radeon_modeset = 0;
|
|
|
|
|
}
|
|
|
|
|
#endif
|
|
|
|
|
/* set to modesetting by default if not nomodeset */
|
|
|
|
|
if (radeon_modeset == -1)
|
|
|
|
|
radeon_modeset = 1;
|
|
|
|
|
|
2009-06-05 20:42:42 +08:00
|
|
|
if (radeon_modeset == 1) {
|
|
|
|
|
DRM_INFO("radeon kernel modesetting enabled.\n");
|
|
|
|
|
driver = &kms_driver;
|
2010-12-15 01:16:38 +08:00
|
|
|
pdriver = &radeon_kms_pci_driver;
|
2009-06-05 20:42:42 +08:00
|
|
|
driver->driver_features |= DRIVER_MODESET;
|
|
|
|
|
driver->num_ioctls = radeon_max_kms_ioctl;
|
2010-02-01 13:38:10 +08:00
|
|
|
radeon_register_atpx_handler();
|
2013-01-21 20:58:46 +08:00
|
|
|
|
|
|
|
|
} else {
|
|
|
|
|
#ifdef CONFIG_DRM_RADEON_UMS
|
|
|
|
|
DRM_INFO("radeon userspace modesetting enabled.\n");
|
|
|
|
|
driver = &driver_old;
|
|
|
|
|
pdriver = &radeon_pci_driver;
|
|
|
|
|
driver->driver_features &= ~DRIVER_MODESET;
|
|
|
|
|
driver->num_ioctls = radeon_max_ioctl;
|
|
|
|
|
#else
|
|
|
|
|
DRM_ERROR("No UMS support in radeon module!\n");
|
|
|
|
|
return -EINVAL;
|
|
|
|
|
#endif
|
2009-06-05 20:42:42 +08:00
|
|
|
}
|
2013-01-21 20:58:46 +08:00
|
|
|
|
|
|
|
|
/* let modprobe override vga console setting */
|
2010-12-15 01:16:38 +08:00
|
|
|
return drm_pci_init(driver, pdriver);
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
|
|
|
|
static void __exit radeon_exit(void)
|
|
|
|
|
{
|
2010-12-15 01:16:38 +08:00
|
|
|
drm_pci_exit(driver, pdriver);
|
2010-02-01 13:38:10 +08:00
|
|
|
radeon_unregister_atpx_handler();
|
2005-04-17 06:20:36 +08:00
|
|
|
}
|
|
|
|
|
|
2009-06-23 00:16:13 +08:00
|
|
|
module_init(radeon_init);
|
2005-04-17 06:20:36 +08:00
|
|
|
module_exit(radeon_exit);
|
|
|
|
|
|
2005-09-25 12:28:13 +08:00
|
|
|
MODULE_AUTHOR(DRIVER_AUTHOR);
|
|
|
|
|
MODULE_DESCRIPTION(DRIVER_DESC);
|
2005-04-17 06:20:36 +08:00
|
|
|
MODULE_LICENSE("GPL and additional rights");
|