381 lines
10 KiB
C
381 lines
10 KiB
C
/*
|
|
* pata_sil680.c - SIL680 PATA for new ATA layer
|
|
* (C) 2005 Red Hat Inc
|
|
* Alan Cox <alan@redhat.com>
|
|
*
|
|
* based upon
|
|
*
|
|
* linux/drivers/ide/pci/siimage.c Version 1.07 Nov 30, 2003
|
|
*
|
|
* Copyright (C) 2001-2002 Andre Hedrick <andre@linux-ide.org>
|
|
* Copyright (C) 2003 Red Hat <alan@redhat.com>
|
|
*
|
|
* May be copied or modified under the terms of the GNU General Public License
|
|
*
|
|
* Documentation publically available.
|
|
*
|
|
* If you have strange problems with nVidia chipset systems please
|
|
* see the SI support documentation and update your system BIOS
|
|
* if neccessary
|
|
*
|
|
* TODO
|
|
* If we know all our devices are LBA28 (or LBA28 sized) we could use
|
|
* the command fifo mode.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/init.h>
|
|
#include <linux/blkdev.h>
|
|
#include <linux/delay.h>
|
|
#include <scsi/scsi_host.h>
|
|
#include <linux/libata.h>
|
|
|
|
#define DRV_NAME "pata_sil680"
|
|
#define DRV_VERSION "0.3.2"
|
|
|
|
/**
|
|
* sil680_selreg - return register base
|
|
* @hwif: interface
|
|
* @r: config offset
|
|
*
|
|
* Turn a config register offset into the right address in either
|
|
* PCI space or MMIO space to access the control register in question
|
|
* Thankfully this is a configuration operation so isnt performance
|
|
* criticial.
|
|
*/
|
|
|
|
static unsigned long sil680_selreg(struct ata_port *ap, int r)
|
|
{
|
|
unsigned long base = 0xA0 + r;
|
|
base += (ap->port_no << 4);
|
|
return base;
|
|
}
|
|
|
|
/**
|
|
* sil680_seldev - return register base
|
|
* @hwif: interface
|
|
* @r: config offset
|
|
*
|
|
* Turn a config register offset into the right address in either
|
|
* PCI space or MMIO space to access the control register in question
|
|
* including accounting for the unit shift.
|
|
*/
|
|
|
|
static unsigned long sil680_seldev(struct ata_port *ap, struct ata_device *adev, int r)
|
|
{
|
|
unsigned long base = 0xA0 + r;
|
|
base += (ap->port_no << 4);
|
|
base |= adev->devno ? 2 : 0;
|
|
return base;
|
|
}
|
|
|
|
|
|
/**
|
|
* sil680_cable_detect - cable detection
|
|
* @ap: ATA port
|
|
*
|
|
* Perform cable detection. The SIL680 stores this in PCI config
|
|
* space for us.
|
|
*/
|
|
|
|
static int sil680_cable_detect(struct ata_port *ap) {
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
unsigned long addr = sil680_selreg(ap, 0);
|
|
u8 ata66;
|
|
pci_read_config_byte(pdev, addr, &ata66);
|
|
if (ata66 & 1)
|
|
return ATA_CBL_PATA80;
|
|
else
|
|
return ATA_CBL_PATA40;
|
|
}
|
|
|
|
static int sil680_pre_reset(struct ata_port *ap)
|
|
{
|
|
ap->cbl = sil680_cable_detect(ap);
|
|
return ata_std_prereset(ap);
|
|
}
|
|
|
|
/**
|
|
* sil680_bus_reset - reset the SIL680 bus
|
|
* @ap: ATA port to reset
|
|
*
|
|
* Perform the SIL680 housekeeping when doing an ATA bus reset
|
|
*/
|
|
|
|
static int sil680_bus_reset(struct ata_port *ap,unsigned int *classes)
|
|
{
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
unsigned long addr = sil680_selreg(ap, 0);
|
|
u8 reset;
|
|
|
|
pci_read_config_byte(pdev, addr, &reset);
|
|
pci_write_config_byte(pdev, addr, reset | 0x03);
|
|
udelay(25);
|
|
pci_write_config_byte(pdev, addr, reset);
|
|
return ata_std_softreset(ap, classes);
|
|
}
|
|
|
|
static void sil680_error_handler(struct ata_port *ap)
|
|
{
|
|
ata_bmdma_drive_eh(ap, sil680_pre_reset, sil680_bus_reset, NULL, ata_std_postreset);
|
|
}
|
|
|
|
/**
|
|
* sil680_set_piomode - set initial PIO mode data
|
|
* @ap: ATA interface
|
|
* @adev: ATA device
|
|
*
|
|
* Program the SIL680 registers for PIO mode. Note that the task speed
|
|
* registers are shared between the devices so we must pick the lowest
|
|
* mode for command work.
|
|
*/
|
|
|
|
static void sil680_set_piomode(struct ata_port *ap, struct ata_device *adev)
|
|
{
|
|
static u16 speed_p[5] = { 0x328A, 0x2283, 0x1104, 0x10C3, 0x10C1 };
|
|
static u16 speed_t[5] = { 0x328A, 0x1281, 0x1281, 0x10C3, 0x10C1 };
|
|
|
|
unsigned long tfaddr = sil680_selreg(ap, 0x02);
|
|
unsigned long addr = sil680_seldev(ap, adev, 0x04);
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
int pio = adev->pio_mode - XFER_PIO_0;
|
|
int lowest_pio = pio;
|
|
u16 reg;
|
|
|
|
struct ata_device *pair = ata_dev_pair(adev);
|
|
|
|
if (pair != NULL && adev->pio_mode > pair->pio_mode)
|
|
lowest_pio = pair->pio_mode - XFER_PIO_0;
|
|
|
|
pci_write_config_word(pdev, addr, speed_p[pio]);
|
|
pci_write_config_word(pdev, tfaddr, speed_t[lowest_pio]);
|
|
|
|
pci_read_config_word(pdev, tfaddr-2, ®);
|
|
reg &= ~0x0200; /* Clear IORDY */
|
|
if (ata_pio_need_iordy(adev))
|
|
reg |= 0x0200; /* Enable IORDY */
|
|
pci_write_config_word(pdev, tfaddr-2, reg);
|
|
}
|
|
|
|
/**
|
|
* sil680_set_dmamode - set initial DMA mode data
|
|
* @ap: ATA interface
|
|
* @adev: ATA device
|
|
*
|
|
* Program the MWDMA/UDMA modes for the sil680 k
|
|
* chipset. The MWDMA mode values are pulled from a lookup table
|
|
* while the chipset uses mode number for UDMA.
|
|
*/
|
|
|
|
static void sil680_set_dmamode(struct ata_port *ap, struct ata_device *adev)
|
|
{
|
|
static u8 ultra_table[2][7] = {
|
|
{ 0x0C, 0x07, 0x05, 0x04, 0x02, 0x01, 0xFF }, /* 100MHz */
|
|
{ 0x0F, 0x0B, 0x07, 0x05, 0x03, 0x02, 0x01 }, /* 133Mhz */
|
|
};
|
|
static u16 dma_table[3] = { 0x2208, 0x10C2, 0x10C1 };
|
|
|
|
struct pci_dev *pdev = to_pci_dev(ap->host->dev);
|
|
unsigned long ma = sil680_seldev(ap, adev, 0x08);
|
|
unsigned long ua = sil680_seldev(ap, adev, 0x0C);
|
|
unsigned long addr_mask = 0x80 + 4 * ap->port_no;
|
|
int port_shift = adev->devno * 4;
|
|
u8 scsc, mode;
|
|
u16 multi, ultra;
|
|
|
|
pci_read_config_byte(pdev, 0x8A, &scsc);
|
|
pci_read_config_byte(pdev, addr_mask, &mode);
|
|
pci_read_config_word(pdev, ma, &multi);
|
|
pci_read_config_word(pdev, ua, &ultra);
|
|
|
|
/* Mask timing bits */
|
|
ultra &= ~0x3F;
|
|
mode &= ~(0x03 << port_shift);
|
|
|
|
/* Extract scsc */
|
|
scsc = (scsc & 0x30) ? 1: 0;
|
|
|
|
if (adev->dma_mode >= XFER_UDMA_0) {
|
|
multi = 0x10C1;
|
|
ultra |= ultra_table[scsc][adev->dma_mode - XFER_UDMA_0];
|
|
mode |= (0x03 << port_shift);
|
|
} else {
|
|
multi = dma_table[adev->dma_mode - XFER_MW_DMA_0];
|
|
mode |= (0x02 << port_shift);
|
|
}
|
|
pci_write_config_byte(pdev, addr_mask, mode);
|
|
pci_write_config_word(pdev, ma, multi);
|
|
pci_write_config_word(pdev, ua, ultra);
|
|
}
|
|
|
|
static struct scsi_host_template sil680_sht = {
|
|
.module = THIS_MODULE,
|
|
.name = DRV_NAME,
|
|
.ioctl = ata_scsi_ioctl,
|
|
.queuecommand = ata_scsi_queuecmd,
|
|
.can_queue = ATA_DEF_QUEUE,
|
|
.this_id = ATA_SHT_THIS_ID,
|
|
.sg_tablesize = LIBATA_MAX_PRD,
|
|
.max_sectors = ATA_MAX_SECTORS,
|
|
.cmd_per_lun = ATA_SHT_CMD_PER_LUN,
|
|
.emulated = ATA_SHT_EMULATED,
|
|
.use_clustering = ATA_SHT_USE_CLUSTERING,
|
|
.proc_name = DRV_NAME,
|
|
.dma_boundary = ATA_DMA_BOUNDARY,
|
|
.slave_configure = ata_scsi_slave_config,
|
|
.bios_param = ata_std_bios_param,
|
|
};
|
|
|
|
static struct ata_port_operations sil680_port_ops = {
|
|
.port_disable = ata_port_disable,
|
|
.set_piomode = sil680_set_piomode,
|
|
.set_dmamode = sil680_set_dmamode,
|
|
.mode_filter = ata_pci_default_filter,
|
|
.tf_load = ata_tf_load,
|
|
.tf_read = ata_tf_read,
|
|
.check_status = ata_check_status,
|
|
.exec_command = ata_exec_command,
|
|
.dev_select = ata_std_dev_select,
|
|
|
|
.freeze = ata_bmdma_freeze,
|
|
.thaw = ata_bmdma_thaw,
|
|
.error_handler = sil680_error_handler,
|
|
.post_internal_cmd = ata_bmdma_post_internal_cmd,
|
|
|
|
.bmdma_setup = ata_bmdma_setup,
|
|
.bmdma_start = ata_bmdma_start,
|
|
.bmdma_stop = ata_bmdma_stop,
|
|
.bmdma_status = ata_bmdma_status,
|
|
|
|
.qc_prep = ata_qc_prep,
|
|
.qc_issue = ata_qc_issue_prot,
|
|
|
|
.data_xfer = ata_pio_data_xfer,
|
|
|
|
.irq_handler = ata_interrupt,
|
|
.irq_clear = ata_bmdma_irq_clear,
|
|
|
|
.port_start = ata_port_start,
|
|
.port_stop = ata_port_stop,
|
|
.host_stop = ata_host_stop
|
|
};
|
|
|
|
static int sil680_init_one(struct pci_dev *pdev, const struct pci_device_id *id)
|
|
{
|
|
static struct ata_port_info info = {
|
|
.sht = &sil680_sht,
|
|
.flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_SRST,
|
|
.pio_mask = 0x1f,
|
|
.mwdma_mask = 0x07,
|
|
.udma_mask = 0x7f,
|
|
.port_ops = &sil680_port_ops
|
|
};
|
|
static struct ata_port_info info_slow = {
|
|
.sht = &sil680_sht,
|
|
.flags = ATA_FLAG_SLAVE_POSS | ATA_FLAG_SRST,
|
|
.pio_mask = 0x1f,
|
|
.mwdma_mask = 0x07,
|
|
.udma_mask = 0x3f,
|
|
.port_ops = &sil680_port_ops
|
|
};
|
|
static struct ata_port_info *port_info[2] = {&info, &info};
|
|
static int printed_version;
|
|
u32 class_rev = 0;
|
|
u8 tmpbyte = 0;
|
|
|
|
if (!printed_version++)
|
|
dev_printk(KERN_DEBUG, &pdev->dev, "version " DRV_VERSION "\n");
|
|
|
|
pci_read_config_dword(pdev, PCI_CLASS_REVISION, &class_rev);
|
|
class_rev &= 0xff;
|
|
/* FIXME: double check */
|
|
pci_write_config_byte(pdev, PCI_CACHE_LINE_SIZE, (class_rev) ? 1 : 255);
|
|
|
|
pci_write_config_byte(pdev, 0x80, 0x00);
|
|
pci_write_config_byte(pdev, 0x84, 0x00);
|
|
|
|
pci_read_config_byte(pdev, 0x8A, &tmpbyte);
|
|
|
|
printk(KERN_INFO "sil680: BA5_EN = %d clock = %02X\n",
|
|
tmpbyte & 1, tmpbyte & 0x30);
|
|
|
|
switch(tmpbyte & 0x30) {
|
|
case 0x00:
|
|
/* 133 clock attempt to force it on */
|
|
pci_write_config_byte(pdev, 0x8A, tmpbyte|0x10);
|
|
break;
|
|
case 0x30:
|
|
/* if clocking is disabled */
|
|
/* 133 clock attempt to force it on */
|
|
pci_write_config_byte(pdev, 0x8A, tmpbyte & ~0x20);
|
|
break;
|
|
case 0x10:
|
|
/* 133 already */
|
|
break;
|
|
case 0x20:
|
|
/* BIOS set PCI x2 clocking */
|
|
break;
|
|
}
|
|
|
|
pci_read_config_byte(pdev, 0x8A, &tmpbyte);
|
|
printk(KERN_INFO "sil680: BA5_EN = %d clock = %02X\n",
|
|
tmpbyte & 1, tmpbyte & 0x30);
|
|
if ((tmpbyte & 0x30) == 0)
|
|
port_info[0] = port_info[1] = &info_slow;
|
|
|
|
pci_write_config_byte(pdev, 0xA1, 0x72);
|
|
pci_write_config_word(pdev, 0xA2, 0x328A);
|
|
pci_write_config_dword(pdev, 0xA4, 0x62DD62DD);
|
|
pci_write_config_dword(pdev, 0xA8, 0x43924392);
|
|
pci_write_config_dword(pdev, 0xAC, 0x40094009);
|
|
pci_write_config_byte(pdev, 0xB1, 0x72);
|
|
pci_write_config_word(pdev, 0xB2, 0x328A);
|
|
pci_write_config_dword(pdev, 0xB4, 0x62DD62DD);
|
|
pci_write_config_dword(pdev, 0xB8, 0x43924392);
|
|
pci_write_config_dword(pdev, 0xBC, 0x40094009);
|
|
|
|
switch(tmpbyte & 0x30) {
|
|
case 0x00: printk(KERN_INFO "sil680: 100MHz clock.\n");break;
|
|
case 0x10: printk(KERN_INFO "sil680: 133MHz clock.\n");break;
|
|
case 0x20: printk(KERN_INFO "sil680: Using PCI clock.\n");break;
|
|
/* This last case is _NOT_ ok */
|
|
case 0x30: printk(KERN_ERR "sil680: Clock disabled ?\n");
|
|
return -EIO;
|
|
}
|
|
return ata_pci_init_one(pdev, port_info, 2);
|
|
}
|
|
|
|
static const struct pci_device_id sil680[] = {
|
|
{ PCI_VDEVICE(CMD, PCI_DEVICE_ID_SII_680), },
|
|
|
|
{ },
|
|
};
|
|
|
|
static struct pci_driver sil680_pci_driver = {
|
|
.name = DRV_NAME,
|
|
.id_table = sil680,
|
|
.probe = sil680_init_one,
|
|
.remove = ata_pci_remove_one
|
|
};
|
|
|
|
static int __init sil680_init(void)
|
|
{
|
|
return pci_register_driver(&sil680_pci_driver);
|
|
}
|
|
|
|
static void __exit sil680_exit(void)
|
|
{
|
|
pci_unregister_driver(&sil680_pci_driver);
|
|
}
|
|
|
|
MODULE_AUTHOR("Alan Cox");
|
|
MODULE_DESCRIPTION("low-level driver for SI680 PATA");
|
|
MODULE_LICENSE("GPL");
|
|
MODULE_DEVICE_TABLE(pci, sil680);
|
|
MODULE_VERSION(DRV_VERSION);
|
|
|
|
module_init(sil680_init);
|
|
module_exit(sil680_exit);
|