Piotr Luc 8214899342 x86/cpufeature: Add AVX512_4VNNIW and AVX512_4FMAPS features ... AVX512_4VNNIW - Vector instructions for deep learning enhanced word variable precision. AVX512_4FMAPS - Vector instructions for deep learning floating-point single precision. These new instructions are to be used in future Intel Xeon & Xeon Phi processors. The bits 2&3 of CPUID[level:0x07, EDX] inform that new instructions are supported by a processor. The spec can be found in the Intel Software Developer Manual (SDM) or in the Instruction Set Extensions Programming Reference (ISE). Define new feature flags to enumerate the new instructions in /proc/cpuinfo accordingly to CPUID bits and add the required xsave extensions which are required for proper operation. Signed-off-by: Piotr Luc <piotr.luc@intel.com> Cc: Denys Vlasenko <dvlasenk@redhat.com> Cc: Peter Zijlstra <peterz@infradead.org> Cc: Brian Gerst <brgerst@gmail.com> Cc: Dave Hansen <dave.hansen@intel.com> Cc: Borislav Petkov <bp@alien8.de> Cc: Andy Lutomirski <luto@kernel.org> Cc: Josh Poimboeuf <jpoimboe@redhat.com> Cc: Linus Torvalds <torvalds@linux-foundation.org> Link: http://lkml.kernel.org/r/20161018150111.29926-1-piotr.luc@intel.com Signed-off-by: Thomas Gleixner <tglx@linutronix.de>		2016-10-19 17:37:13 +02:00
..
Makefile	x86/fpu: Factor out the FPU regset code into fpu/regset.c	2015-05-19 15:48:09 +02:00
bugs.c	x86/fpu: Remove check_fpu() indirection	2016-04-13 11:37:43 +02:00
core.c	x86/pkeys: Default to a restrictive init PKRU	2016-09-09 13:02:28 +02:00
init.c	x86/asm: Move the thread_info::status field to thread_struct	2016-09-15 08:25:12 +02:00
regset.c	x86/fpu/xstate: Fix PTRACE frames for XSAVES	2016-07-10 17:12:10 +02:00
signal.c	tree-wide: replace config_enabled() with IS_ENABLED()	2016-08-04 08:50:07 -04:00
xstate.c	x86/cpufeature: Add AVX512_4VNNIW and AVX512_4FMAPS features	2016-10-19 17:37:13 +02:00