49db68d45b
When the DMA is configured for more than 8 channels the bits controlling
suspend moves to another register. However when adding support for this
the new register would be completely overwritten in one case and
overwritten with values from the old register in another case.
Found by comparing the parallel implementation of more than 8 channel
support for the StarFive JH7100 SoC by Samin.
Fixes:
|
||
---|---|---|
.. | ||
Makefile | ||
dw-axi-dmac-platform.c | ||
dw-axi-dmac.h |