3169 lines
86 KiB
C
3169 lines
86 KiB
C
/*
|
|
* drivers/video/radeonfb.c
|
|
* framebuffer driver for ATI Radeon chipset video boards
|
|
*
|
|
* Copyright 2000 Ani Joshi <ajoshi@kernel.crashing.org>
|
|
*
|
|
*
|
|
* ChangeLog:
|
|
* 2000-08-03 initial version 0.0.1
|
|
* 2000-09-10 more bug fixes, public release 0.0.5
|
|
* 2001-02-19 mode bug fixes, 0.0.7
|
|
* 2001-07-05 fixed scrolling issues, engine initialization,
|
|
* and minor mode tweaking, 0.0.9
|
|
* 2001-09-07 Radeon VE support, Nick Kurshev
|
|
* blanking, pan_display, and cmap fixes, 0.1.0
|
|
* 2001-10-10 Radeon 7500 and 8500 support, and experimental
|
|
* flat panel support, 0.1.1
|
|
* 2001-11-17 Radeon M6 (ppc) support, Daniel Berlin, 0.1.2
|
|
* 2001-11-18 DFP fixes, Kevin Hendricks, 0.1.3
|
|
* 2001-11-29 more cmap, backlight fixes, Benjamin Herrenschmidt
|
|
* 2002-01-18 DFP panel detection via BIOS, Michael Clark, 0.1.4
|
|
* 2002-06-02 console switching, mode set fixes, accel fixes
|
|
* 2002-06-03 MTRR support, Peter Horton, 0.1.5
|
|
* 2002-09-21 rv250, r300, m9 initial support,
|
|
* added mirror option, 0.1.6
|
|
*
|
|
* Special thanks to ATI DevRel team for their hardware donations.
|
|
*
|
|
*/
|
|
|
|
|
|
#define RADEON_VERSION "0.1.6"
|
|
|
|
|
|
#include <linux/config.h>
|
|
#include <linux/module.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/errno.h>
|
|
#include <linux/string.h>
|
|
#include <linux/mm.h>
|
|
#include <linux/tty.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/fb.h>
|
|
#include <linux/ioport.h>
|
|
#include <linux/init.h>
|
|
#include <linux/pci.h>
|
|
#include <linux/vmalloc.h>
|
|
|
|
#include <asm/io.h>
|
|
#include <asm/uaccess.h>
|
|
#if defined(__powerpc__)
|
|
#include <asm/prom.h>
|
|
#include <asm/pci-bridge.h>
|
|
#include "macmodes.h"
|
|
|
|
#ifdef CONFIG_NVRAM
|
|
#include <linux/nvram.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_PMAC_BACKLIGHT
|
|
#include <asm/backlight.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_BOOTX_TEXT
|
|
#include <asm/btext.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_ADB_PMU
|
|
#include <linux/adb.h>
|
|
#include <linux/pmu.h>
|
|
#endif
|
|
|
|
#endif /* __powerpc__ */
|
|
|
|
#ifdef CONFIG_MTRR
|
|
#include <asm/mtrr.h>
|
|
#endif
|
|
|
|
#include <video/radeon.h>
|
|
#include <linux/radeonfb.h>
|
|
|
|
#define DEBUG 1
|
|
|
|
#if DEBUG
|
|
#define RTRACE printk
|
|
#else
|
|
#define RTRACE if(0) printk
|
|
#endif
|
|
|
|
// XXX
|
|
#undef CONFIG_PMAC_PBOOK
|
|
|
|
|
|
enum radeon_chips {
|
|
RADEON_QD,
|
|
RADEON_QE,
|
|
RADEON_QF,
|
|
RADEON_QG,
|
|
RADEON_QY,
|
|
RADEON_QZ,
|
|
RADEON_LW,
|
|
RADEON_LX,
|
|
RADEON_LY,
|
|
RADEON_LZ,
|
|
RADEON_QL,
|
|
RADEON_QN,
|
|
RADEON_QO,
|
|
RADEON_Ql,
|
|
RADEON_BB,
|
|
RADEON_QW,
|
|
RADEON_QX,
|
|
RADEON_Id,
|
|
RADEON_Ie,
|
|
RADEON_If,
|
|
RADEON_Ig,
|
|
RADEON_Ya,
|
|
RADEON_Yd,
|
|
RADEON_Ld,
|
|
RADEON_Le,
|
|
RADEON_Lf,
|
|
RADEON_Lg,
|
|
RADEON_ND,
|
|
RADEON_NE,
|
|
RADEON_NF,
|
|
RADEON_NG,
|
|
RADEON_QM
|
|
};
|
|
|
|
enum radeon_arch {
|
|
RADEON_R100,
|
|
RADEON_RV100,
|
|
RADEON_R200,
|
|
RADEON_RV200,
|
|
RADEON_RV250,
|
|
RADEON_R300,
|
|
RADEON_M6,
|
|
RADEON_M7,
|
|
RADEON_M9
|
|
};
|
|
|
|
static struct radeon_chip_info {
|
|
const char *name;
|
|
unsigned char arch;
|
|
} radeon_chip_info[] __devinitdata = {
|
|
{ "QD", RADEON_R100 },
|
|
{ "QE", RADEON_R100 },
|
|
{ "QF", RADEON_R100 },
|
|
{ "QG", RADEON_R100 },
|
|
{ "VE QY", RADEON_RV100 },
|
|
{ "VE QZ", RADEON_RV100 },
|
|
{ "M7 LW", RADEON_M7 },
|
|
{ "M7 LX", RADEON_M7 },
|
|
{ "M6 LY", RADEON_M6 },
|
|
{ "M6 LZ", RADEON_M6 },
|
|
{ "8500 QL", RADEON_R200 },
|
|
{ "8500 QN", RADEON_R200 },
|
|
{ "8500 QO", RADEON_R200 },
|
|
{ "8500 Ql", RADEON_R200 },
|
|
{ "8500 BB", RADEON_R200 },
|
|
{ "7500 QW", RADEON_RV200 },
|
|
{ "7500 QX", RADEON_RV200 },
|
|
{ "9000 Id", RADEON_RV250 },
|
|
{ "9000 Ie", RADEON_RV250 },
|
|
{ "9000 If", RADEON_RV250 },
|
|
{ "9000 Ig", RADEON_RV250 },
|
|
{ "M9 Ld", RADEON_M9 },
|
|
{ "M9 Le", RADEON_M9 },
|
|
{ "M9 Lf", RADEON_M9 },
|
|
{ "M9 Lg", RADEON_M9 },
|
|
{ "9700 ND", RADEON_R300 },
|
|
{ "9700 NE", RADEON_R300 },
|
|
{ "9700 NF", RADEON_R300 },
|
|
{ "9700 NG", RADEON_R300 },
|
|
{ "9100 QM", RADEON_R200 }
|
|
};
|
|
|
|
|
|
enum radeon_montype
|
|
{
|
|
MT_NONE,
|
|
MT_CRT, /* CRT */
|
|
MT_LCD, /* LCD */
|
|
MT_DFP, /* DVI */
|
|
MT_CTV, /* composite TV */
|
|
MT_STV /* S-Video out */
|
|
};
|
|
|
|
|
|
static struct pci_device_id radeonfb_pci_table[] = {
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QD, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QD},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QE},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QF},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QG, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QG},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QY, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QY},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QZ, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QZ},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_LW, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_LW},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_LX, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_LX},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_LY, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_LY},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_LZ, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_LZ},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QL, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QL},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QN, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QN},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QO, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QO},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Ql, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Ql},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_BB, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_BB},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QW, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QW},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QX, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QX},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Id, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Id},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Ie, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Ie},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_If, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_If},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Ig, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Ig},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Ya, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Ya},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Yd, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Yd},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Ld, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Ld},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Le, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Le},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Lf, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Lf},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_Lg, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_Lg},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_ND, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_ND},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_NE, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_NE},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_NF, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_NF},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_NG, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_NG},
|
|
{ PCI_VENDOR_ID_ATI, PCI_DEVICE_ID_ATI_RADEON_QM, PCI_ANY_ID, PCI_ANY_ID, 0, 0, RADEON_QM},
|
|
{ 0, }
|
|
};
|
|
MODULE_DEVICE_TABLE(pci, radeonfb_pci_table);
|
|
|
|
|
|
typedef struct {
|
|
u16 reg;
|
|
u32 val;
|
|
} reg_val;
|
|
|
|
|
|
/* these common regs are cleared before mode setting so they do not
|
|
* interfere with anything
|
|
*/
|
|
static reg_val common_regs[] = {
|
|
{ OVR_CLR, 0 },
|
|
{ OVR_WID_LEFT_RIGHT, 0 },
|
|
{ OVR_WID_TOP_BOTTOM, 0 },
|
|
{ OV0_SCALE_CNTL, 0 },
|
|
{ SUBPIC_CNTL, 0 },
|
|
{ VIPH_CONTROL, 0 },
|
|
{ I2C_CNTL_1, 0 },
|
|
{ GEN_INT_CNTL, 0 },
|
|
{ CAP0_TRIG_CNTL, 0 },
|
|
};
|
|
|
|
static reg_val common_regs_m6[] = {
|
|
{ OVR_CLR, 0 },
|
|
{ OVR_WID_LEFT_RIGHT, 0 },
|
|
{ OVR_WID_TOP_BOTTOM, 0 },
|
|
{ OV0_SCALE_CNTL, 0 },
|
|
{ SUBPIC_CNTL, 0 },
|
|
{ GEN_INT_CNTL, 0 },
|
|
{ CAP0_TRIG_CNTL, 0 }
|
|
};
|
|
|
|
typedef struct {
|
|
u8 clock_chip_type;
|
|
u8 struct_size;
|
|
u8 accelerator_entry;
|
|
u8 VGA_entry;
|
|
u16 VGA_table_offset;
|
|
u16 POST_table_offset;
|
|
u16 XCLK;
|
|
u16 MCLK;
|
|
u8 num_PLL_blocks;
|
|
u8 size_PLL_blocks;
|
|
u16 PCLK_ref_freq;
|
|
u16 PCLK_ref_divider;
|
|
u32 PCLK_min_freq;
|
|
u32 PCLK_max_freq;
|
|
u16 MCLK_ref_freq;
|
|
u16 MCLK_ref_divider;
|
|
u32 MCLK_min_freq;
|
|
u32 MCLK_max_freq;
|
|
u16 XCLK_ref_freq;
|
|
u16 XCLK_ref_divider;
|
|
u32 XCLK_min_freq;
|
|
u32 XCLK_max_freq;
|
|
} __attribute__ ((packed)) PLL_BLOCK;
|
|
|
|
|
|
struct pll_info {
|
|
int ppll_max;
|
|
int ppll_min;
|
|
int xclk;
|
|
int ref_div;
|
|
int ref_clk;
|
|
};
|
|
|
|
|
|
struct ram_info {
|
|
int ml;
|
|
int mb;
|
|
int trcd;
|
|
int trp;
|
|
int twr;
|
|
int cl;
|
|
int tr2w;
|
|
int loop_latency;
|
|
int rloop;
|
|
};
|
|
|
|
|
|
struct radeon_regs {
|
|
/* CRTC regs */
|
|
u32 crtc_h_total_disp;
|
|
u32 crtc_h_sync_strt_wid;
|
|
u32 crtc_v_total_disp;
|
|
u32 crtc_v_sync_strt_wid;
|
|
u32 crtc_pitch;
|
|
u32 crtc_gen_cntl;
|
|
u32 crtc_ext_cntl;
|
|
u32 dac_cntl;
|
|
|
|
u32 flags;
|
|
u32 pix_clock;
|
|
int xres, yres;
|
|
|
|
/* DDA regs */
|
|
u32 dda_config;
|
|
u32 dda_on_off;
|
|
|
|
/* PLL regs */
|
|
u32 ppll_div_3;
|
|
u32 ppll_ref_div;
|
|
u32 vclk_ecp_cntl;
|
|
|
|
/* Flat panel regs */
|
|
u32 fp_crtc_h_total_disp;
|
|
u32 fp_crtc_v_total_disp;
|
|
u32 fp_gen_cntl;
|
|
u32 fp_h_sync_strt_wid;
|
|
u32 fp_horz_stretch;
|
|
u32 fp_panel_cntl;
|
|
u32 fp_v_sync_strt_wid;
|
|
u32 fp_vert_stretch;
|
|
u32 lvds_gen_cntl;
|
|
u32 lvds_pll_cntl;
|
|
u32 tmds_crc;
|
|
u32 tmds_transmitter_cntl;
|
|
|
|
#if defined(__BIG_ENDIAN)
|
|
u32 surface_cntl;
|
|
#endif
|
|
};
|
|
|
|
|
|
struct radeonfb_info {
|
|
struct fb_info info;
|
|
|
|
struct radeon_regs state;
|
|
struct radeon_regs init_state;
|
|
|
|
char name[32];
|
|
char ram_type[12];
|
|
|
|
unsigned long mmio_base_phys;
|
|
unsigned long fb_base_phys;
|
|
|
|
void __iomem *mmio_base;
|
|
void __iomem *fb_base;
|
|
|
|
struct pci_dev *pdev;
|
|
|
|
unsigned char *EDID;
|
|
unsigned char __iomem *bios_seg;
|
|
|
|
u32 pseudo_palette[17];
|
|
struct { u8 red, green, blue, pad; } palette[256];
|
|
|
|
int chipset;
|
|
unsigned char arch;
|
|
int video_ram;
|
|
u8 rev;
|
|
int pitch, bpp, depth;
|
|
int xres, yres, pixclock;
|
|
int xres_virtual, yres_virtual;
|
|
u32 accel_flags;
|
|
|
|
int use_default_var;
|
|
int got_dfpinfo;
|
|
|
|
int hasCRTC2;
|
|
int crtDisp_type;
|
|
int dviDisp_type;
|
|
|
|
int panel_xres, panel_yres;
|
|
int clock;
|
|
int hOver_plus, hSync_width, hblank;
|
|
int vOver_plus, vSync_width, vblank;
|
|
int hAct_high, vAct_high, interlaced;
|
|
int synct, misc;
|
|
|
|
u32 dp_gui_master_cntl;
|
|
|
|
struct pll_info pll;
|
|
int pll_output_freq, post_div, fb_div;
|
|
|
|
struct ram_info ram;
|
|
|
|
int mtrr_hdl;
|
|
|
|
#ifdef CONFIG_PMAC_PBOOK
|
|
int pm_reg;
|
|
u32 save_regs[64];
|
|
u32 mdll, mdll2;
|
|
#endif /* CONFIG_PMAC_PBOOK */
|
|
int asleep;
|
|
|
|
struct radeonfb_info *next;
|
|
};
|
|
|
|
|
|
static struct fb_var_screeninfo radeonfb_default_var = {
|
|
640, 480, 640, 480, 0, 0, 8, 0,
|
|
{0, 6, 0}, {0, 6, 0}, {0, 6, 0}, {0, 0, 0},
|
|
0, 0, -1, -1, 0, 39721, 40, 24, 32, 11, 96, 2,
|
|
0, FB_VMODE_NONINTERLACED
|
|
};
|
|
|
|
/*
|
|
* IO macros
|
|
*/
|
|
|
|
#define INREG8(addr) readb((rinfo->mmio_base)+addr)
|
|
#define OUTREG8(addr,val) writeb(val, (rinfo->mmio_base)+addr)
|
|
#define INREG(addr) readl((rinfo->mmio_base)+addr)
|
|
#define OUTREG(addr,val) writel(val, (rinfo->mmio_base)+addr)
|
|
|
|
#define OUTPLL(addr,val) \
|
|
do { \
|
|
OUTREG8(CLOCK_CNTL_INDEX, (addr & 0x0000003f) | 0x00000080); \
|
|
OUTREG(CLOCK_CNTL_DATA, val); \
|
|
} while(0)
|
|
|
|
#define OUTPLLP(addr,val,mask) \
|
|
do { \
|
|
unsigned int _tmp = INPLL(addr); \
|
|
_tmp &= (mask); \
|
|
_tmp |= (val); \
|
|
OUTPLL(addr, _tmp); \
|
|
} while (0)
|
|
|
|
#define OUTREGP(addr,val,mask) \
|
|
do { \
|
|
unsigned int _tmp = INREG(addr); \
|
|
_tmp &= (mask); \
|
|
_tmp |= (val); \
|
|
OUTREG(addr, _tmp); \
|
|
} while (0)
|
|
|
|
|
|
static __inline__ u32 _INPLL(struct radeonfb_info *rinfo, u32 addr)
|
|
{
|
|
OUTREG8(CLOCK_CNTL_INDEX, addr & 0x0000003f);
|
|
return (INREG(CLOCK_CNTL_DATA));
|
|
}
|
|
|
|
#define INPLL(addr) _INPLL(rinfo, addr)
|
|
|
|
#define PRIMARY_MONITOR(rinfo) ((rinfo->dviDisp_type != MT_NONE) && \
|
|
(rinfo->dviDisp_type != MT_STV) && \
|
|
(rinfo->dviDisp_type != MT_CTV) ? \
|
|
rinfo->dviDisp_type : rinfo->crtDisp_type)
|
|
|
|
static char *GET_MON_NAME(int type)
|
|
{
|
|
char *pret = NULL;
|
|
|
|
switch (type) {
|
|
case MT_NONE:
|
|
pret = "no";
|
|
break;
|
|
case MT_CRT:
|
|
pret = "CRT";
|
|
break;
|
|
case MT_DFP:
|
|
pret = "DFP";
|
|
break;
|
|
case MT_LCD:
|
|
pret = "LCD";
|
|
break;
|
|
case MT_CTV:
|
|
pret = "CTV";
|
|
break;
|
|
case MT_STV:
|
|
pret = "STV";
|
|
break;
|
|
}
|
|
|
|
return pret;
|
|
}
|
|
|
|
|
|
/*
|
|
* 2D engine routines
|
|
*/
|
|
|
|
static __inline__ void radeon_engine_flush (struct radeonfb_info *rinfo)
|
|
{
|
|
int i;
|
|
|
|
/* initiate flush */
|
|
OUTREGP(RB2D_DSTCACHE_CTLSTAT, RB2D_DC_FLUSH_ALL,
|
|
~RB2D_DC_FLUSH_ALL);
|
|
|
|
for (i=0; i < 2000000; i++) {
|
|
if (!(INREG(RB2D_DSTCACHE_CTLSTAT) & RB2D_DC_BUSY))
|
|
break;
|
|
}
|
|
}
|
|
|
|
|
|
static __inline__ void _radeon_fifo_wait (struct radeonfb_info *rinfo, int entries)
|
|
{
|
|
int i;
|
|
|
|
for (i=0; i<2000000; i++)
|
|
if ((INREG(RBBM_STATUS) & 0x7f) >= entries)
|
|
return;
|
|
}
|
|
|
|
|
|
static __inline__ void _radeon_engine_idle (struct radeonfb_info *rinfo)
|
|
{
|
|
int i;
|
|
|
|
/* ensure FIFO is empty before waiting for idle */
|
|
_radeon_fifo_wait (rinfo, 64);
|
|
|
|
for (i=0; i<2000000; i++) {
|
|
if (((INREG(RBBM_STATUS) & GUI_ACTIVE)) == 0) {
|
|
radeon_engine_flush (rinfo);
|
|
return;
|
|
}
|
|
}
|
|
}
|
|
|
|
|
|
#define radeon_engine_idle() _radeon_engine_idle(rinfo)
|
|
#define radeon_fifo_wait(entries) _radeon_fifo_wait(rinfo,entries)
|
|
|
|
|
|
|
|
/*
|
|
* helper routines
|
|
*/
|
|
|
|
static __inline__ u32 radeon_get_dstbpp(u16 depth)
|
|
{
|
|
switch (depth) {
|
|
case 8:
|
|
return DST_8BPP;
|
|
case 15:
|
|
return DST_15BPP;
|
|
case 16:
|
|
return DST_16BPP;
|
|
case 32:
|
|
return DST_32BPP;
|
|
default:
|
|
return 0;
|
|
}
|
|
}
|
|
|
|
|
|
static inline int var_to_depth(const struct fb_var_screeninfo *var)
|
|
{
|
|
if (var->bits_per_pixel != 16)
|
|
return var->bits_per_pixel;
|
|
return (var->green.length == 6) ? 16 : 15;
|
|
}
|
|
|
|
|
|
static void _radeon_engine_reset(struct radeonfb_info *rinfo)
|
|
{
|
|
u32 clock_cntl_index, mclk_cntl, rbbm_soft_reset;
|
|
|
|
radeon_engine_flush (rinfo);
|
|
|
|
clock_cntl_index = INREG(CLOCK_CNTL_INDEX);
|
|
mclk_cntl = INPLL(MCLK_CNTL);
|
|
|
|
OUTPLL(MCLK_CNTL, (mclk_cntl |
|
|
FORCEON_MCLKA |
|
|
FORCEON_MCLKB |
|
|
FORCEON_YCLKA |
|
|
FORCEON_YCLKB |
|
|
FORCEON_MC |
|
|
FORCEON_AIC));
|
|
rbbm_soft_reset = INREG(RBBM_SOFT_RESET);
|
|
|
|
OUTREG(RBBM_SOFT_RESET, rbbm_soft_reset |
|
|
SOFT_RESET_CP |
|
|
SOFT_RESET_HI |
|
|
SOFT_RESET_SE |
|
|
SOFT_RESET_RE |
|
|
SOFT_RESET_PP |
|
|
SOFT_RESET_E2 |
|
|
SOFT_RESET_RB);
|
|
INREG(RBBM_SOFT_RESET);
|
|
OUTREG(RBBM_SOFT_RESET, rbbm_soft_reset & (u32)
|
|
~(SOFT_RESET_CP |
|
|
SOFT_RESET_HI |
|
|
SOFT_RESET_SE |
|
|
SOFT_RESET_RE |
|
|
SOFT_RESET_PP |
|
|
SOFT_RESET_E2 |
|
|
SOFT_RESET_RB));
|
|
INREG(RBBM_SOFT_RESET);
|
|
|
|
OUTPLL(MCLK_CNTL, mclk_cntl);
|
|
OUTREG(CLOCK_CNTL_INDEX, clock_cntl_index);
|
|
OUTREG(RBBM_SOFT_RESET, rbbm_soft_reset);
|
|
|
|
return;
|
|
}
|
|
|
|
#define radeon_engine_reset() _radeon_engine_reset(rinfo)
|
|
|
|
|
|
static __inline__ int round_div(int num, int den)
|
|
{
|
|
return (num + (den / 2)) / den;
|
|
}
|
|
|
|
|
|
|
|
static __inline__ int min_bits_req(int val)
|
|
{
|
|
int bits_req = 0;
|
|
|
|
if (val == 0)
|
|
bits_req = 1;
|
|
|
|
while (val) {
|
|
val >>= 1;
|
|
bits_req++;
|
|
}
|
|
|
|
return (bits_req);
|
|
}
|
|
|
|
|
|
static __inline__ int _max(int val1, int val2)
|
|
{
|
|
if (val1 >= val2)
|
|
return val1;
|
|
else
|
|
return val2;
|
|
}
|
|
|
|
|
|
|
|
/*
|
|
* globals
|
|
*/
|
|
|
|
#ifndef MODULE
|
|
static char *mode_option;
|
|
#endif
|
|
|
|
static char noaccel = 0;
|
|
static char mirror = 0;
|
|
static int panel_yres = 0;
|
|
static char force_dfp = 0;
|
|
static struct radeonfb_info *board_list = NULL;
|
|
static char nomtrr = 0;
|
|
|
|
/*
|
|
* prototypes
|
|
*/
|
|
|
|
static void radeon_save_state (struct radeonfb_info *rinfo,
|
|
struct radeon_regs *save);
|
|
static void radeon_engine_init (struct radeonfb_info *rinfo);
|
|
static void radeon_write_mode (struct radeonfb_info *rinfo,
|
|
struct radeon_regs *mode);
|
|
static int __devinit radeon_set_fbinfo (struct radeonfb_info *rinfo);
|
|
static int __devinit radeon_init_disp (struct radeonfb_info *rinfo);
|
|
static int radeon_init_disp_var (struct radeonfb_info *rinfo, struct fb_var_screeninfo *var);
|
|
static void __iomem *radeon_find_rom(struct radeonfb_info *rinfo);
|
|
static void radeon_get_pllinfo(struct radeonfb_info *rinfo, void __iomem *bios_seg);
|
|
static void radeon_get_moninfo (struct radeonfb_info *rinfo);
|
|
static int radeon_get_dfpinfo (struct radeonfb_info *rinfo);
|
|
static int radeon_get_dfpinfo_BIOS(struct radeonfb_info *rinfo);
|
|
static void radeon_get_EDID(struct radeonfb_info *rinfo);
|
|
static int radeon_dfp_parse_EDID(struct radeonfb_info *rinfo);
|
|
static void radeon_update_default_var(struct radeonfb_info *rinfo);
|
|
|
|
#ifdef CONFIG_PPC_OF
|
|
|
|
static int radeon_read_OF (struct radeonfb_info *rinfo);
|
|
static int radeon_get_EDID_OF(struct radeonfb_info *rinfo);
|
|
extern struct device_node *pci_device_to_OF_node(struct pci_dev *dev);
|
|
|
|
#ifdef CONFIG_PMAC_PBOOK
|
|
int radeon_sleep_notify(struct pmu_sleep_notifier *self, int when);
|
|
static struct pmu_sleep_notifier radeon_sleep_notifier = {
|
|
radeon_sleep_notify, SLEEP_LEVEL_VIDEO,
|
|
};
|
|
#endif /* CONFIG_PMAC_PBOOK */
|
|
#ifdef CONFIG_PMAC_BACKLIGHT
|
|
static int radeon_set_backlight_enable(int on, int level, void *data);
|
|
static int radeon_set_backlight_level(int level, void *data);
|
|
static struct backlight_controller radeon_backlight_controller = {
|
|
radeon_set_backlight_enable,
|
|
radeon_set_backlight_level
|
|
};
|
|
#endif /* CONFIG_PMAC_BACKLIGHT */
|
|
|
|
#endif /* CONFIG_PPC_OF */
|
|
|
|
|
|
static void __iomem *radeon_find_rom(struct radeonfb_info *rinfo)
|
|
{
|
|
#if defined(__i386__)
|
|
u32 segstart;
|
|
char __iomem *rom_base;
|
|
char __iomem *rom;
|
|
int stage;
|
|
int i,j;
|
|
char aty_rom_sig[] = "761295520";
|
|
char *radeon_sig[] = {
|
|
"RG6",
|
|
"RADEON"
|
|
};
|
|
|
|
for(segstart=0x000c0000; segstart<0x000f0000; segstart+=0x00001000) {
|
|
|
|
stage = 1;
|
|
|
|
rom_base = ioremap(segstart, 0x1000);
|
|
|
|
if ((*rom_base == 0x55) && (((*(rom_base + 1)) & 0xff) == 0xaa))
|
|
stage = 2;
|
|
|
|
|
|
if (stage != 2) {
|
|
iounmap(rom_base);
|
|
continue;
|
|
}
|
|
|
|
rom = rom_base;
|
|
|
|
for (i = 0; (i < 128 - strlen(aty_rom_sig)) && (stage != 3); i++) {
|
|
if (aty_rom_sig[0] == *rom)
|
|
if (strncmp(aty_rom_sig, rom,
|
|
strlen(aty_rom_sig)) == 0)
|
|
stage = 3;
|
|
rom++;
|
|
}
|
|
if (stage != 3) {
|
|
iounmap(rom_base);
|
|
continue;
|
|
}
|
|
rom = rom_base;
|
|
|
|
for (i = 0; (i < 512) && (stage != 4); i++) {
|
|
for(j = 0;j < sizeof(radeon_sig)/sizeof(char *);j++) {
|
|
if (radeon_sig[j][0] == *rom)
|
|
if (strncmp(radeon_sig[j], rom,
|
|
strlen(radeon_sig[j])) == 0) {
|
|
stage = 4;
|
|
break;
|
|
}
|
|
}
|
|
rom++;
|
|
}
|
|
if (stage != 4) {
|
|
iounmap(rom_base);
|
|
continue;
|
|
}
|
|
|
|
return rom_base;
|
|
}
|
|
#endif
|
|
return NULL;
|
|
}
|
|
|
|
|
|
|
|
|
|
static void radeon_get_pllinfo(struct radeonfb_info *rinfo, void __iomem *bios_seg)
|
|
{
|
|
void __iomem *bios_header;
|
|
void __iomem *header_ptr;
|
|
u16 bios_header_offset, pll_info_offset;
|
|
PLL_BLOCK pll;
|
|
|
|
if (bios_seg) {
|
|
bios_header = bios_seg + 0x48L;
|
|
header_ptr = bios_header;
|
|
|
|
bios_header_offset = readw(header_ptr);
|
|
bios_header = bios_seg + bios_header_offset;
|
|
bios_header += 0x30;
|
|
|
|
header_ptr = bios_header;
|
|
pll_info_offset = readw(header_ptr);
|
|
header_ptr = bios_seg + pll_info_offset;
|
|
|
|
memcpy_fromio(&pll, header_ptr, 50);
|
|
|
|
rinfo->pll.xclk = (u32)pll.XCLK;
|
|
rinfo->pll.ref_clk = (u32)pll.PCLK_ref_freq;
|
|
rinfo->pll.ref_div = (u32)pll.PCLK_ref_divider;
|
|
rinfo->pll.ppll_min = pll.PCLK_min_freq;
|
|
rinfo->pll.ppll_max = pll.PCLK_max_freq;
|
|
|
|
printk("radeonfb: ref_clk=%d, ref_div=%d, xclk=%d from BIOS\n",
|
|
rinfo->pll.ref_clk, rinfo->pll.ref_div, rinfo->pll.xclk);
|
|
} else {
|
|
#ifdef CONFIG_PPC_OF
|
|
if (radeon_read_OF(rinfo)) {
|
|
unsigned int tmp, Nx, M, ref_div, xclk;
|
|
|
|
tmp = INPLL(M_SPLL_REF_FB_DIV);
|
|
ref_div = INPLL(PPLL_REF_DIV) & 0x3ff;
|
|
|
|
Nx = (tmp & 0xff00) >> 8;
|
|
M = (tmp & 0xff);
|
|
xclk = ((((2 * Nx * rinfo->pll.ref_clk) + (M)) /
|
|
(2 * M)));
|
|
|
|
rinfo->pll.xclk = xclk;
|
|
rinfo->pll.ref_div = ref_div;
|
|
rinfo->pll.ppll_min = 12000;
|
|
rinfo->pll.ppll_max = 35000;
|
|
|
|
printk("radeonfb: ref_clk=%d, ref_div=%d, xclk=%d from OF\n",
|
|
rinfo->pll.ref_clk, rinfo->pll.ref_div, rinfo->pll.xclk);
|
|
|
|
return;
|
|
}
|
|
#endif
|
|
/* no BIOS or BIOS not found, use defaults */
|
|
switch (rinfo->chipset) {
|
|
case PCI_DEVICE_ID_ATI_RADEON_QW:
|
|
case PCI_DEVICE_ID_ATI_RADEON_QX:
|
|
rinfo->pll.ppll_max = 35000;
|
|
rinfo->pll.ppll_min = 12000;
|
|
rinfo->pll.xclk = 23000;
|
|
rinfo->pll.ref_div = 12;
|
|
rinfo->pll.ref_clk = 2700;
|
|
break;
|
|
case PCI_DEVICE_ID_ATI_RADEON_QL:
|
|
case PCI_DEVICE_ID_ATI_RADEON_QN:
|
|
case PCI_DEVICE_ID_ATI_RADEON_QO:
|
|
case PCI_DEVICE_ID_ATI_RADEON_Ql:
|
|
case PCI_DEVICE_ID_ATI_RADEON_BB:
|
|
rinfo->pll.ppll_max = 35000;
|
|
rinfo->pll.ppll_min = 12000;
|
|
rinfo->pll.xclk = 27500;
|
|
rinfo->pll.ref_div = 12;
|
|
rinfo->pll.ref_clk = 2700;
|
|
break;
|
|
case PCI_DEVICE_ID_ATI_RADEON_Id:
|
|
case PCI_DEVICE_ID_ATI_RADEON_Ie:
|
|
case PCI_DEVICE_ID_ATI_RADEON_If:
|
|
case PCI_DEVICE_ID_ATI_RADEON_Ig:
|
|
rinfo->pll.ppll_max = 35000;
|
|
rinfo->pll.ppll_min = 12000;
|
|
rinfo->pll.xclk = 25000;
|
|
rinfo->pll.ref_div = 12;
|
|
rinfo->pll.ref_clk = 2700;
|
|
break;
|
|
case PCI_DEVICE_ID_ATI_RADEON_ND:
|
|
case PCI_DEVICE_ID_ATI_RADEON_NE:
|
|
case PCI_DEVICE_ID_ATI_RADEON_NF:
|
|
case PCI_DEVICE_ID_ATI_RADEON_NG:
|
|
rinfo->pll.ppll_max = 40000;
|
|
rinfo->pll.ppll_min = 20000;
|
|
rinfo->pll.xclk = 27000;
|
|
rinfo->pll.ref_div = 12;
|
|
rinfo->pll.ref_clk = 2700;
|
|
break;
|
|
case PCI_DEVICE_ID_ATI_RADEON_QD:
|
|
case PCI_DEVICE_ID_ATI_RADEON_QE:
|
|
case PCI_DEVICE_ID_ATI_RADEON_QF:
|
|
case PCI_DEVICE_ID_ATI_RADEON_QG:
|
|
default:
|
|
rinfo->pll.ppll_max = 35000;
|
|
rinfo->pll.ppll_min = 12000;
|
|
rinfo->pll.xclk = 16600;
|
|
rinfo->pll.ref_div = 67;
|
|
rinfo->pll.ref_clk = 2700;
|
|
break;
|
|
}
|
|
|
|
printk("radeonfb: ref_clk=%d, ref_div=%d, xclk=%d defaults\n",
|
|
rinfo->pll.ref_clk, rinfo->pll.ref_div, rinfo->pll.xclk);
|
|
}
|
|
}
|
|
|
|
|
|
static void radeon_get_moninfo (struct radeonfb_info *rinfo)
|
|
{
|
|
unsigned int tmp;
|
|
|
|
if (force_dfp) {
|
|
rinfo->dviDisp_type = MT_DFP;
|
|
return;
|
|
}
|
|
|
|
tmp = INREG(BIOS_4_SCRATCH);
|
|
printk(KERN_DEBUG "radeon_get_moninfo: bios 4 scratch = %x\n", tmp);
|
|
|
|
if (rinfo->hasCRTC2) {
|
|
/* primary DVI port */
|
|
if (tmp & 0x08)
|
|
rinfo->dviDisp_type = MT_DFP;
|
|
else if (tmp & 0x4)
|
|
rinfo->dviDisp_type = MT_LCD;
|
|
else if (tmp & 0x200)
|
|
rinfo->dviDisp_type = MT_CRT;
|
|
else if (tmp & 0x10)
|
|
rinfo->dviDisp_type = MT_CTV;
|
|
else if (tmp & 0x20)
|
|
rinfo->dviDisp_type = MT_STV;
|
|
|
|
/* secondary CRT port */
|
|
if (tmp & 0x2)
|
|
rinfo->crtDisp_type = MT_CRT;
|
|
else if (tmp & 0x800)
|
|
rinfo->crtDisp_type = MT_DFP;
|
|
else if (tmp & 0x400)
|
|
rinfo->crtDisp_type = MT_LCD;
|
|
else if (tmp & 0x1000)
|
|
rinfo->crtDisp_type = MT_CTV;
|
|
else if (tmp & 0x2000)
|
|
rinfo->crtDisp_type = MT_STV;
|
|
} else {
|
|
rinfo->dviDisp_type = MT_NONE;
|
|
|
|
tmp = INREG(FP_GEN_CNTL);
|
|
|
|
if (tmp & FP_EN_TMDS)
|
|
rinfo->crtDisp_type = MT_DFP;
|
|
else
|
|
rinfo->crtDisp_type = MT_CRT;
|
|
}
|
|
}
|
|
|
|
|
|
|
|
static void radeon_get_EDID(struct radeonfb_info *rinfo)
|
|
{
|
|
#ifdef CONFIG_PPC_OF
|
|
if (!radeon_get_EDID_OF(rinfo))
|
|
RTRACE("radeonfb: could not retrieve EDID from OF\n");
|
|
#else
|
|
/* XXX use other methods later */
|
|
#endif
|
|
}
|
|
|
|
|
|
#ifdef CONFIG_PPC_OF
|
|
static int radeon_get_EDID_OF(struct radeonfb_info *rinfo)
|
|
{
|
|
struct device_node *dp;
|
|
unsigned char *pedid = NULL;
|
|
static char *propnames[] = { "DFP,EDID", "LCD,EDID", "EDID", "EDID1", NULL };
|
|
int i;
|
|
|
|
dp = pci_device_to_OF_node(rinfo->pdev);
|
|
while (dp != NULL) {
|
|
for (i = 0; propnames[i] != NULL; ++i) {
|
|
pedid = (unsigned char *)
|
|
get_property(dp, propnames[i], NULL);
|
|
if (pedid != NULL) {
|
|
rinfo->EDID = pedid;
|
|
return 1;
|
|
}
|
|
}
|
|
dp = dp->child;
|
|
}
|
|
return 0;
|
|
}
|
|
#endif /* CONFIG_PPC_OF */
|
|
|
|
|
|
static int radeon_dfp_parse_EDID(struct radeonfb_info *rinfo)
|
|
{
|
|
unsigned char *block = rinfo->EDID;
|
|
|
|
if (!block)
|
|
return 0;
|
|
|
|
/* jump to the detailed timing block section */
|
|
block += 54;
|
|
|
|
rinfo->clock = (block[0] + (block[1] << 8));
|
|
rinfo->panel_xres = (block[2] + ((block[4] & 0xf0) << 4));
|
|
rinfo->hblank = (block[3] + ((block[4] & 0x0f) << 8));
|
|
rinfo->panel_yres = (block[5] + ((block[7] & 0xf0) << 4));
|
|
rinfo->vblank = (block[6] + ((block[7] & 0x0f) << 8));
|
|
rinfo->hOver_plus = (block[8] + ((block[11] & 0xc0) << 2));
|
|
rinfo->hSync_width = (block[9] + ((block[11] & 0x30) << 4));
|
|
rinfo->vOver_plus = ((block[10] >> 4) + ((block[11] & 0x0c) << 2));
|
|
rinfo->vSync_width = ((block[10] & 0x0f) + ((block[11] & 0x03) << 4));
|
|
rinfo->interlaced = ((block[17] & 0x80) >> 7);
|
|
rinfo->synct = ((block[17] & 0x18) >> 3);
|
|
rinfo->misc = ((block[17] & 0x06) >> 1);
|
|
rinfo->hAct_high = rinfo->vAct_high = 0;
|
|
if (rinfo->synct == 3) {
|
|
if (rinfo->misc & 2)
|
|
rinfo->hAct_high = 1;
|
|
if (rinfo->misc & 1)
|
|
rinfo->vAct_high = 1;
|
|
}
|
|
|
|
printk("radeonfb: detected DFP panel size from EDID: %dx%d\n",
|
|
rinfo->panel_xres, rinfo->panel_yres);
|
|
|
|
rinfo->got_dfpinfo = 1;
|
|
|
|
return 1;
|
|
}
|
|
|
|
|
|
static void radeon_update_default_var(struct radeonfb_info *rinfo)
|
|
{
|
|
struct fb_var_screeninfo *var = &radeonfb_default_var;
|
|
|
|
var->xres = rinfo->panel_xres;
|
|
var->yres = rinfo->panel_yres;
|
|
var->xres_virtual = rinfo->panel_xres;
|
|
var->yres_virtual = rinfo->panel_yres;
|
|
var->xoffset = var->yoffset = 0;
|
|
var->bits_per_pixel = 8;
|
|
var->pixclock = 100000000 / rinfo->clock;
|
|
var->left_margin = (rinfo->hblank - rinfo->hOver_plus - rinfo->hSync_width);
|
|
var->right_margin = rinfo->hOver_plus;
|
|
var->upper_margin = (rinfo->vblank - rinfo->vOver_plus - rinfo->vSync_width);
|
|
var->lower_margin = rinfo->vOver_plus;
|
|
var->hsync_len = rinfo->hSync_width;
|
|
var->vsync_len = rinfo->vSync_width;
|
|
var->sync = 0;
|
|
if (rinfo->synct == 3) {
|
|
if (rinfo->hAct_high)
|
|
var->sync |= FB_SYNC_HOR_HIGH_ACT;
|
|
if (rinfo->vAct_high)
|
|
var->sync |= FB_SYNC_VERT_HIGH_ACT;
|
|
}
|
|
|
|
var->vmode = 0;
|
|
if (rinfo->interlaced)
|
|
var->vmode |= FB_VMODE_INTERLACED;
|
|
|
|
rinfo->use_default_var = 1;
|
|
}
|
|
|
|
|
|
static int radeon_get_dfpinfo_BIOS(struct radeonfb_info *rinfo)
|
|
{
|
|
char __iomem *fpbiosstart, *tmp, *tmp0;
|
|
char stmp[30];
|
|
int i;
|
|
|
|
if (!rinfo->bios_seg)
|
|
return 0;
|
|
|
|
if (!(fpbiosstart = rinfo->bios_seg + readw(rinfo->bios_seg + 0x48))) {
|
|
printk("radeonfb: Failed to detect DFP panel info using BIOS\n");
|
|
return 0;
|
|
}
|
|
|
|
if (!(tmp = rinfo->bios_seg + readw(fpbiosstart + 0x40))) {
|
|
printk("radeonfb: Failed to detect DFP panel info using BIOS\n");
|
|
return 0;
|
|
}
|
|
|
|
for(i=0; i<24; i++)
|
|
stmp[i] = readb(tmp+i+1);
|
|
stmp[24] = 0;
|
|
printk("radeonfb: panel ID string: %s\n", stmp);
|
|
rinfo->panel_xres = readw(tmp + 25);
|
|
rinfo->panel_yres = readw(tmp + 27);
|
|
printk("radeonfb: detected DFP panel size from BIOS: %dx%d\n",
|
|
rinfo->panel_xres, rinfo->panel_yres);
|
|
|
|
for(i=0; i<32; i++) {
|
|
tmp0 = rinfo->bios_seg + readw(tmp+64+i*2);
|
|
if (tmp0 == 0)
|
|
break;
|
|
if ((readw(tmp0) == rinfo->panel_xres) &&
|
|
(readw(tmp0+2) == rinfo->panel_yres)) {
|
|
rinfo->hblank = (readw(tmp0+17) - readw(tmp0+19)) * 8;
|
|
rinfo->hOver_plus = ((readw(tmp0+21) - readw(tmp0+19) -1) * 8) & 0x7fff;
|
|
rinfo->hSync_width = readb(tmp0+23) * 8;
|
|
rinfo->vblank = readw(tmp0+24) - readw(tmp0+26);
|
|
rinfo->vOver_plus = (readw(tmp0+28) & 0x7ff) - readw(tmp0+26);
|
|
rinfo->vSync_width = (readw(tmp0+28) & 0xf800) >> 11;
|
|
rinfo->clock = readw(tmp0+9);
|
|
|
|
rinfo->got_dfpinfo = 1;
|
|
return 1;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
|
|
static int radeon_get_dfpinfo (struct radeonfb_info *rinfo)
|
|
{
|
|
unsigned int tmp;
|
|
unsigned short a, b;
|
|
|
|
if (radeon_get_dfpinfo_BIOS(rinfo))
|
|
radeon_update_default_var(rinfo);
|
|
|
|
if (radeon_dfp_parse_EDID(rinfo))
|
|
radeon_update_default_var(rinfo);
|
|
|
|
if (!rinfo->got_dfpinfo) {
|
|
/*
|
|
* it seems all else has failed now and we
|
|
* resort to probing registers for our DFP info
|
|
*/
|
|
if (panel_yres) {
|
|
rinfo->panel_yres = panel_yres;
|
|
} else {
|
|
tmp = INREG(FP_VERT_STRETCH);
|
|
tmp &= 0x00fff000;
|
|
rinfo->panel_yres = (unsigned short)(tmp >> 0x0c) + 1;
|
|
}
|
|
|
|
switch (rinfo->panel_yres) {
|
|
case 480:
|
|
rinfo->panel_xres = 640;
|
|
break;
|
|
case 600:
|
|
rinfo->panel_xres = 800;
|
|
break;
|
|
case 768:
|
|
#if defined(__powerpc__)
|
|
if (rinfo->dviDisp_type == MT_LCD)
|
|
rinfo->panel_xres = 1152;
|
|
else
|
|
#endif
|
|
rinfo->panel_xres = 1024;
|
|
break;
|
|
case 1024:
|
|
rinfo->panel_xres = 1280;
|
|
break;
|
|
case 1050:
|
|
rinfo->panel_xres = 1400;
|
|
break;
|
|
case 1200:
|
|
rinfo->panel_xres = 1600;
|
|
break;
|
|
default:
|
|
printk("radeonfb: Failed to detect DFP panel size\n");
|
|
return 0;
|
|
}
|
|
|
|
printk("radeonfb: detected DFP panel size from registers: %dx%d\n",
|
|
rinfo->panel_xres, rinfo->panel_yres);
|
|
|
|
tmp = INREG(FP_CRTC_H_TOTAL_DISP);
|
|
a = (tmp & FP_CRTC_H_TOTAL_MASK) + 4;
|
|
b = (tmp & 0x01ff0000) >> FP_CRTC_H_DISP_SHIFT;
|
|
rinfo->hblank = (a - b + 1) * 8;
|
|
|
|
tmp = INREG(FP_H_SYNC_STRT_WID);
|
|
rinfo->hOver_plus = (unsigned short) ((tmp & FP_H_SYNC_STRT_CHAR_MASK) >>
|
|
FP_H_SYNC_STRT_CHAR_SHIFT) - b - 1;
|
|
rinfo->hOver_plus *= 8;
|
|
rinfo->hSync_width = (unsigned short) ((tmp & FP_H_SYNC_WID_MASK) >>
|
|
FP_H_SYNC_WID_SHIFT);
|
|
rinfo->hSync_width *= 8;
|
|
tmp = INREG(FP_CRTC_V_TOTAL_DISP);
|
|
a = (tmp & FP_CRTC_V_TOTAL_MASK) + 1;
|
|
b = (tmp & FP_CRTC_V_DISP_MASK) >> FP_CRTC_V_DISP_SHIFT;
|
|
rinfo->vblank = a - b /* + 24 */ ;
|
|
|
|
tmp = INREG(FP_V_SYNC_STRT_WID);
|
|
rinfo->vOver_plus = (unsigned short) (tmp & FP_V_SYNC_STRT_MASK)
|
|
- b + 1;
|
|
rinfo->vSync_width = (unsigned short) ((tmp & FP_V_SYNC_WID_MASK) >>
|
|
FP_V_SYNC_WID_SHIFT);
|
|
|
|
return 1;
|
|
}
|
|
|
|
return 1;
|
|
}
|
|
|
|
|
|
#ifdef CONFIG_PPC_OF
|
|
static int radeon_read_OF (struct radeonfb_info *rinfo)
|
|
{
|
|
struct device_node *dp;
|
|
unsigned int *xtal;
|
|
|
|
dp = pci_device_to_OF_node(rinfo->pdev);
|
|
|
|
xtal = (unsigned int *) get_property(dp, "ATY,RefCLK", NULL);
|
|
|
|
rinfo->pll.ref_clk = *xtal / 10;
|
|
|
|
if (*xtal)
|
|
return 1;
|
|
else
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
|
|
static void radeon_engine_init (struct radeonfb_info *rinfo)
|
|
{
|
|
u32 temp;
|
|
|
|
/* disable 3D engine */
|
|
OUTREG(RB3D_CNTL, 0);
|
|
|
|
radeon_engine_reset ();
|
|
|
|
radeon_fifo_wait (1);
|
|
OUTREG(RB2D_DSTCACHE_MODE, 0);
|
|
|
|
radeon_fifo_wait (1);
|
|
temp = INREG(DEFAULT_PITCH_OFFSET);
|
|
OUTREG(DEFAULT_PITCH_OFFSET, ((temp & 0xc0000000) |
|
|
(rinfo->pitch << 0x16)));
|
|
|
|
radeon_fifo_wait (1);
|
|
OUTREGP(DP_DATATYPE, 0, ~HOST_BIG_ENDIAN_EN);
|
|
|
|
radeon_fifo_wait (1);
|
|
OUTREG(DEFAULT_SC_BOTTOM_RIGHT, (DEFAULT_SC_RIGHT_MAX |
|
|
DEFAULT_SC_BOTTOM_MAX));
|
|
|
|
temp = radeon_get_dstbpp(rinfo->depth);
|
|
rinfo->dp_gui_master_cntl = ((temp << 8) | GMC_CLR_CMP_CNTL_DIS);
|
|
radeon_fifo_wait (1);
|
|
OUTREG(DP_GUI_MASTER_CNTL, (rinfo->dp_gui_master_cntl |
|
|
GMC_BRUSH_SOLID_COLOR |
|
|
GMC_SRC_DATATYPE_COLOR));
|
|
|
|
radeon_fifo_wait (7);
|
|
|
|
/* clear line drawing regs */
|
|
OUTREG(DST_LINE_START, 0);
|
|
OUTREG(DST_LINE_END, 0);
|
|
|
|
/* set brush color regs */
|
|
OUTREG(DP_BRUSH_FRGD_CLR, 0xffffffff);
|
|
OUTREG(DP_BRUSH_BKGD_CLR, 0x00000000);
|
|
|
|
/* set source color regs */
|
|
OUTREG(DP_SRC_FRGD_CLR, 0xffffffff);
|
|
OUTREG(DP_SRC_BKGD_CLR, 0x00000000);
|
|
|
|
/* default write mask */
|
|
OUTREG(DP_WRITE_MSK, 0xffffffff);
|
|
|
|
radeon_engine_idle ();
|
|
}
|
|
|
|
|
|
static int __devinit radeon_init_disp (struct radeonfb_info *rinfo)
|
|
{
|
|
struct fb_info *info = &rinfo->info;
|
|
struct fb_var_screeninfo var;
|
|
|
|
var = radeonfb_default_var;
|
|
if ((radeon_init_disp_var(rinfo, &var)) < 0)
|
|
return -1;
|
|
|
|
rinfo->depth = var_to_depth(&var);
|
|
rinfo->bpp = var.bits_per_pixel;
|
|
|
|
info->var = var;
|
|
fb_alloc_cmap(&info->cmap, 256, 0);
|
|
|
|
var.activate = FB_ACTIVATE_NOW;
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int radeon_init_disp_var (struct radeonfb_info *rinfo,
|
|
struct fb_var_screeninfo *var)
|
|
{
|
|
#ifndef MODULE
|
|
if (mode_option)
|
|
fb_find_mode (var, &rinfo->info, mode_option,
|
|
NULL, 0, NULL, 8);
|
|
else
|
|
#endif
|
|
if (rinfo->use_default_var)
|
|
/* We will use the modified default far */
|
|
*var = radeonfb_default_var;
|
|
else
|
|
|
|
fb_find_mode (var, &rinfo->info, "640x480-8@60",
|
|
NULL, 0, NULL, 0);
|
|
|
|
if (noaccel)
|
|
var->accel_flags &= ~FB_ACCELF_TEXT;
|
|
else
|
|
var->accel_flags |= FB_ACCELF_TEXT;
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int radeon_do_maximize(struct radeonfb_info *rinfo,
|
|
struct fb_var_screeninfo *var,
|
|
struct fb_var_screeninfo *v,
|
|
int nom, int den)
|
|
{
|
|
static struct {
|
|
int xres, yres;
|
|
} modes[] = {
|
|
{1600, 1280},
|
|
{1280, 1024},
|
|
{1024, 768},
|
|
{800, 600},
|
|
{640, 480},
|
|
{-1, -1}
|
|
};
|
|
int i;
|
|
|
|
/* use highest possible virtual resolution */
|
|
if (v->xres_virtual == -1 && v->yres_virtual == -1) {
|
|
printk("radeonfb: using max available virtual resolution\n");
|
|
for (i=0; modes[i].xres != -1; i++) {
|
|
if (modes[i].xres * nom / den * modes[i].yres <
|
|
rinfo->video_ram / 2)
|
|
break;
|
|
}
|
|
if (modes[i].xres == -1) {
|
|
printk("radeonfb: could not find virtual resolution that fits into video memory!\n");
|
|
return -EINVAL;
|
|
}
|
|
v->xres_virtual = modes[i].xres;
|
|
v->yres_virtual = modes[i].yres;
|
|
|
|
printk("radeonfb: virtual resolution set to max of %dx%d\n",
|
|
v->xres_virtual, v->yres_virtual);
|
|
} else if (v->xres_virtual == -1) {
|
|
v->xres_virtual = (rinfo->video_ram * den /
|
|
(nom * v->yres_virtual * 2)) & ~15;
|
|
} else if (v->yres_virtual == -1) {
|
|
v->xres_virtual = (v->xres_virtual + 15) & ~15;
|
|
v->yres_virtual = rinfo->video_ram * den /
|
|
(nom * v->xres_virtual *2);
|
|
} else {
|
|
if (v->xres_virtual * nom / den * v->yres_virtual >
|
|
rinfo->video_ram) {
|
|
return -EINVAL;
|
|
}
|
|
}
|
|
|
|
if (v->xres_virtual * nom / den >= 8192) {
|
|
v->xres_virtual = 8192 * den / nom - 16;
|
|
}
|
|
|
|
if (v->xres_virtual < v->xres)
|
|
return -EINVAL;
|
|
|
|
if (v->yres_virtual < v->yres)
|
|
return -EINVAL;
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int radeonfb_check_var (struct fb_var_screeninfo *var, struct fb_info *info)
|
|
{
|
|
struct radeonfb_info *rinfo = (struct radeonfb_info *) info->par;
|
|
struct fb_var_screeninfo v;
|
|
int nom, den;
|
|
|
|
memcpy (&v, var, sizeof (v));
|
|
|
|
switch (v.bits_per_pixel) {
|
|
case 0 ... 8:
|
|
v.bits_per_pixel = 8;
|
|
break;
|
|
case 9 ... 16:
|
|
v.bits_per_pixel = 16;
|
|
break;
|
|
case 17 ... 24:
|
|
#if 0 /* Doesn't seem to work */
|
|
v.bits_per_pixel = 24;
|
|
break;
|
|
#endif
|
|
return -EINVAL;
|
|
case 25 ... 32:
|
|
v.bits_per_pixel = 32;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
switch (var_to_depth(&v)) {
|
|
case 8:
|
|
nom = den = 1;
|
|
v.red.offset = v.green.offset = v.blue.offset = 0;
|
|
v.red.length = v.green.length = v.blue.length = 8;
|
|
v.transp.offset = v.transp.length = 0;
|
|
break;
|
|
case 15:
|
|
nom = 2;
|
|
den = 1;
|
|
v.red.offset = 10;
|
|
v.green.offset = 5;
|
|
v.blue.offset = 0;
|
|
v.red.length = v.green.length = v.blue.length = 5;
|
|
v.transp.offset = v.transp.length = 0;
|
|
break;
|
|
case 16:
|
|
nom = 2;
|
|
den = 1;
|
|
v.red.offset = 11;
|
|
v.green.offset = 5;
|
|
v.blue.offset = 0;
|
|
v.red.length = 5;
|
|
v.green.length = 6;
|
|
v.blue.length = 5;
|
|
v.transp.offset = v.transp.length = 0;
|
|
break;
|
|
case 24:
|
|
nom = 4;
|
|
den = 1;
|
|
v.red.offset = 16;
|
|
v.green.offset = 8;
|
|
v.blue.offset = 0;
|
|
v.red.length = v.blue.length = v.green.length = 8;
|
|
v.transp.offset = v.transp.length = 0;
|
|
break;
|
|
case 32:
|
|
nom = 4;
|
|
den = 1;
|
|
v.red.offset = 16;
|
|
v.green.offset = 8;
|
|
v.blue.offset = 0;
|
|
v.red.length = v.blue.length = v.green.length = 8;
|
|
v.transp.offset = 24;
|
|
v.transp.length = 8;
|
|
break;
|
|
default:
|
|
printk ("radeonfb: mode %dx%dx%d rejected, color depth invalid\n",
|
|
var->xres, var->yres, var->bits_per_pixel);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (radeon_do_maximize(rinfo, var, &v, nom, den) < 0)
|
|
return -EINVAL;
|
|
|
|
if (v.xoffset < 0)
|
|
v.xoffset = 0;
|
|
if (v.yoffset < 0)
|
|
v.yoffset = 0;
|
|
|
|
if (v.xoffset > v.xres_virtual - v.xres)
|
|
v.xoffset = v.xres_virtual - v.xres - 1;
|
|
|
|
if (v.yoffset > v.yres_virtual - v.yres)
|
|
v.yoffset = v.yres_virtual - v.yres - 1;
|
|
|
|
v.red.msb_right = v.green.msb_right = v.blue.msb_right =
|
|
v.transp.offset = v.transp.length =
|
|
v.transp.msb_right = 0;
|
|
|
|
if (noaccel)
|
|
v.accel_flags = 0;
|
|
|
|
memcpy(var, &v, sizeof(v));
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int radeonfb_pan_display (struct fb_var_screeninfo *var,
|
|
struct fb_info *info)
|
|
{
|
|
struct radeonfb_info *rinfo = (struct radeonfb_info *) info;
|
|
|
|
if ((var->xoffset + var->xres > var->xres_virtual)
|
|
|| (var->yoffset + var->yres > var->yres_virtual))
|
|
return -EINVAL;
|
|
|
|
if (rinfo->asleep)
|
|
return 0;
|
|
|
|
OUTREG(CRTC_OFFSET, ((var->yoffset * var->xres_virtual + var->xoffset)
|
|
* var->bits_per_pixel / 8) & ~7);
|
|
return 0;
|
|
}
|
|
|
|
|
|
static int radeonfb_ioctl (struct inode *inode, struct file *file, unsigned int cmd,
|
|
unsigned long arg, struct fb_info *info)
|
|
{
|
|
struct radeonfb_info *rinfo = (struct radeonfb_info *) info;
|
|
unsigned int tmp;
|
|
u32 value = 0;
|
|
int rc;
|
|
|
|
switch (cmd) {
|
|
/*
|
|
* TODO: set mirror accordingly for non-Mobility chipsets with 2 CRTC's
|
|
*/
|
|
case FBIO_RADEON_SET_MIRROR:
|
|
switch (rinfo->arch) {
|
|
case RADEON_R100:
|
|
case RADEON_RV100:
|
|
case RADEON_R200:
|
|
case RADEON_RV200:
|
|
case RADEON_RV250:
|
|
case RADEON_R300:
|
|
return -EINVAL;
|
|
default:
|
|
/* RADEON M6, RADEON_M7, RADEON_M9 */
|
|
break;
|
|
}
|
|
|
|
rc = get_user(value, (__u32 __user *)arg);
|
|
|
|
if (rc)
|
|
return rc;
|
|
|
|
if (value & 0x01) {
|
|
tmp = INREG(LVDS_GEN_CNTL);
|
|
|
|
tmp |= (LVDS_ON | LVDS_BLON);
|
|
} else {
|
|
tmp = INREG(LVDS_GEN_CNTL);
|
|
|
|
tmp &= ~(LVDS_ON | LVDS_BLON);
|
|
}
|
|
|
|
OUTREG(LVDS_GEN_CNTL, tmp);
|
|
|
|
if (value & 0x02) {
|
|
tmp = INREG(CRTC_EXT_CNTL);
|
|
tmp |= CRTC_CRT_ON;
|
|
|
|
mirror = 1;
|
|
} else {
|
|
tmp = INREG(CRTC_EXT_CNTL);
|
|
tmp &= ~CRTC_CRT_ON;
|
|
|
|
mirror = 0;
|
|
}
|
|
|
|
OUTREG(CRTC_EXT_CNTL, tmp);
|
|
|
|
break;
|
|
case FBIO_RADEON_GET_MIRROR:
|
|
switch (rinfo->arch) {
|
|
case RADEON_R100:
|
|
case RADEON_RV100:
|
|
case RADEON_R200:
|
|
case RADEON_RV200:
|
|
case RADEON_RV250:
|
|
case RADEON_R300:
|
|
return -EINVAL;
|
|
default:
|
|
/* RADEON M6, RADEON_M7, RADEON_M9 */
|
|
break;
|
|
}
|
|
|
|
tmp = INREG(LVDS_GEN_CNTL);
|
|
if ((LVDS_ON | LVDS_BLON) & tmp)
|
|
value |= 0x01;
|
|
|
|
tmp = INREG(CRTC_EXT_CNTL);
|
|
if (CRTC_CRT_ON & tmp)
|
|
value |= 0x02;
|
|
|
|
return put_user(value, (__u32 __user *)arg);
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
return -EINVAL;
|
|
}
|
|
|
|
|
|
static int radeonfb_blank (int blank, struct fb_info *info)
|
|
{
|
|
struct radeonfb_info *rinfo = (struct radeonfb_info *) info;
|
|
u32 val = INREG(CRTC_EXT_CNTL);
|
|
u32 val2 = INREG(LVDS_GEN_CNTL);
|
|
|
|
if (rinfo->asleep)
|
|
return 0;
|
|
|
|
#ifdef CONFIG_PMAC_BACKLIGHT
|
|
if (rinfo->dviDisp_type == MT_LCD && _machine == _MACH_Pmac) {
|
|
set_backlight_enable(!blank);
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
/* reset it */
|
|
val &= ~(CRTC_DISPLAY_DIS | CRTC_HSYNC_DIS |
|
|
CRTC_VSYNC_DIS);
|
|
val2 &= ~(LVDS_DISPLAY_DIS);
|
|
|
|
switch (blank) {
|
|
case FB_BLANK_UNBLANK:
|
|
case FB_BLANK_NORMAL:
|
|
break;
|
|
case FB_BLANK_VSYNC_SUSPEND:
|
|
val |= (CRTC_DISPLAY_DIS | CRTC_VSYNC_DIS);
|
|
break;
|
|
case FB_BLANK_HSYNC_SUSPEND:
|
|
val |= (CRTC_DISPLAY_DIS | CRTC_HSYNC_DIS);
|
|
break;
|
|
case FB_BLANK_POWERDOWN:
|
|
val |= (CRTC_DISPLAY_DIS | CRTC_VSYNC_DIS |
|
|
CRTC_HSYNC_DIS);
|
|
val2 |= (LVDS_DISPLAY_DIS);
|
|
break;
|
|
}
|
|
|
|
switch (rinfo->dviDisp_type) {
|
|
case MT_LCD:
|
|
OUTREG(LVDS_GEN_CNTL, val2);
|
|
break;
|
|
case MT_CRT:
|
|
default:
|
|
OUTREG(CRTC_EXT_CNTL, val);
|
|
break;
|
|
}
|
|
|
|
/* let fbcon do a soft blank for us */
|
|
return (blank == FB_BLANK_NORMAL) ? 1 : 0;
|
|
}
|
|
|
|
|
|
static int radeonfb_setcolreg (unsigned regno, unsigned red, unsigned green,
|
|
unsigned blue, unsigned transp, struct fb_info *info)
|
|
{
|
|
struct radeonfb_info *rinfo = (struct radeonfb_info *) info;
|
|
u32 pindex, vclk_cntl;
|
|
unsigned int i;
|
|
|
|
if (regno > 255)
|
|
return 1;
|
|
|
|
red >>= 8;
|
|
green >>= 8;
|
|
blue >>= 8;
|
|
rinfo->palette[regno].red = red;
|
|
rinfo->palette[regno].green = green;
|
|
rinfo->palette[regno].blue = blue;
|
|
|
|
/* default */
|
|
pindex = regno;
|
|
|
|
if (!rinfo->asleep) {
|
|
vclk_cntl = INPLL(VCLK_ECP_CNTL);
|
|
OUTPLL(VCLK_ECP_CNTL, vclk_cntl & ~PIXCLK_DAC_ALWAYS_ONb);
|
|
|
|
if (rinfo->bpp == 16) {
|
|
pindex = regno * 8;
|
|
|
|
if (rinfo->depth == 16 && regno > 63)
|
|
return 1;
|
|
if (rinfo->depth == 15 && regno > 31)
|
|
return 1;
|
|
|
|
/* For 565, the green component is mixed one order below */
|
|
if (rinfo->depth == 16) {
|
|
OUTREG(PALETTE_INDEX, pindex>>1);
|
|
OUTREG(PALETTE_DATA, (rinfo->palette[regno>>1].red << 16) |
|
|
(green << 8) | (rinfo->palette[regno>>1].blue));
|
|
green = rinfo->palette[regno<<1].green;
|
|
}
|
|
}
|
|
|
|
if (rinfo->depth != 16 || regno < 32) {
|
|
OUTREG(PALETTE_INDEX, pindex);
|
|
OUTREG(PALETTE_DATA, (red << 16) | (green << 8) | blue);
|
|
}
|
|
|
|
OUTPLL(VCLK_ECP_CNTL, vclk_cntl);
|
|
}
|
|
if (regno < 16) {
|
|
switch (rinfo->depth) {
|
|
case 15:
|
|
((u16 *) (info->pseudo_palette))[regno] =
|
|
(regno << 10) | (regno << 5) | regno;
|
|
break;
|
|
case 16:
|
|
((u16 *) (info->pseudo_palette))[regno] =
|
|
(regno << 11) | (regno << 6) | regno;
|
|
break;
|
|
case 24:
|
|
((u32 *) (info->pseudo_palette))[regno] =
|
|
(regno << 16) | (regno << 8) | regno;
|
|
break;
|
|
case 32:
|
|
i = (regno << 8) | regno;
|
|
((u32 *) (info->pseudo_palette))[regno] =
|
|
(i << 16) | i;
|
|
break;
|
|
}
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
|
|
|
|
static void radeon_save_state (struct radeonfb_info *rinfo,
|
|
struct radeon_regs *save)
|
|
{
|
|
/* CRTC regs */
|
|
save->crtc_gen_cntl = INREG(CRTC_GEN_CNTL);
|
|
save->crtc_ext_cntl = INREG(CRTC_EXT_CNTL);
|
|
save->dac_cntl = INREG(DAC_CNTL);
|
|
save->crtc_h_total_disp = INREG(CRTC_H_TOTAL_DISP);
|
|
save->crtc_h_sync_strt_wid = INREG(CRTC_H_SYNC_STRT_WID);
|
|
save->crtc_v_total_disp = INREG(CRTC_V_TOTAL_DISP);
|
|
save->crtc_v_sync_strt_wid = INREG(CRTC_V_SYNC_STRT_WID);
|
|
save->crtc_pitch = INREG(CRTC_PITCH);
|
|
#if defined(__BIG_ENDIAN)
|
|
save->surface_cntl = INREG(SURFACE_CNTL);
|
|
#endif
|
|
|
|
/* FP regs */
|
|
save->fp_crtc_h_total_disp = INREG(FP_CRTC_H_TOTAL_DISP);
|
|
save->fp_crtc_v_total_disp = INREG(FP_CRTC_V_TOTAL_DISP);
|
|
save->fp_gen_cntl = INREG(FP_GEN_CNTL);
|
|
save->fp_h_sync_strt_wid = INREG(FP_H_SYNC_STRT_WID);
|
|
save->fp_horz_stretch = INREG(FP_HORZ_STRETCH);
|
|
save->fp_v_sync_strt_wid = INREG(FP_V_SYNC_STRT_WID);
|
|
save->fp_vert_stretch = INREG(FP_VERT_STRETCH);
|
|
save->lvds_gen_cntl = INREG(LVDS_GEN_CNTL);
|
|
save->lvds_pll_cntl = INREG(LVDS_PLL_CNTL);
|
|
save->tmds_crc = INREG(TMDS_CRC);
|
|
save->tmds_transmitter_cntl = INREG(TMDS_TRANSMITTER_CNTL);
|
|
save->vclk_ecp_cntl = INPLL(VCLK_ECP_CNTL);
|
|
}
|
|
|
|
|
|
|
|
static int radeonfb_set_par (struct fb_info *info)
|
|
{
|
|
struct radeonfb_info *rinfo = (struct radeonfb_info *)info->par;
|
|
struct fb_var_screeninfo *mode = &info->var;
|
|
struct radeon_regs newmode;
|
|
int hTotal, vTotal, hSyncStart, hSyncEnd,
|
|
hSyncPol, vSyncStart, vSyncEnd, vSyncPol, cSync;
|
|
u8 hsync_adj_tab[] = {0, 0x12, 9, 9, 6, 5};
|
|
u8 hsync_fudge_fp[] = {2, 2, 0, 0, 5, 5};
|
|
u32 dotClock = 1000000000 / mode->pixclock,
|
|
sync, h_sync_pol, v_sync_pol;
|
|
int freq = dotClock / 10; /* x 100 */
|
|
int xclk_freq, vclk_freq, xclk_per_trans, xclk_per_trans_precise;
|
|
int useable_precision, roff, ron;
|
|
int min_bits, format = 0;
|
|
int hsync_start, hsync_fudge, bytpp, hsync_wid, vsync_wid;
|
|
int primary_mon = PRIMARY_MONITOR(rinfo);
|
|
int depth = var_to_depth(mode);
|
|
int accel = (mode->accel_flags & FB_ACCELF_TEXT) != 0;
|
|
|
|
rinfo->xres = mode->xres;
|
|
rinfo->yres = mode->yres;
|
|
rinfo->xres_virtual = mode->xres_virtual;
|
|
rinfo->yres_virtual = mode->yres_virtual;
|
|
rinfo->pixclock = mode->pixclock;
|
|
|
|
hSyncStart = mode->xres + mode->right_margin;
|
|
hSyncEnd = hSyncStart + mode->hsync_len;
|
|
hTotal = hSyncEnd + mode->left_margin;
|
|
|
|
vSyncStart = mode->yres + mode->lower_margin;
|
|
vSyncEnd = vSyncStart + mode->vsync_len;
|
|
vTotal = vSyncEnd + mode->upper_margin;
|
|
|
|
if ((primary_mon == MT_DFP) || (primary_mon == MT_LCD)) {
|
|
if (rinfo->panel_xres < mode->xres)
|
|
rinfo->xres = mode->xres = rinfo->panel_xres;
|
|
if (rinfo->panel_yres < mode->yres)
|
|
rinfo->yres = mode->yres = rinfo->panel_yres;
|
|
|
|
hTotal = mode->xres + rinfo->hblank;
|
|
hSyncStart = mode->xres + rinfo->hOver_plus;
|
|
hSyncEnd = hSyncStart + rinfo->hSync_width;
|
|
|
|
vTotal = mode->yres + rinfo->vblank;
|
|
vSyncStart = mode->yres + rinfo->vOver_plus;
|
|
vSyncEnd = vSyncStart + rinfo->vSync_width;
|
|
}
|
|
|
|
sync = mode->sync;
|
|
h_sync_pol = sync & FB_SYNC_HOR_HIGH_ACT ? 0 : 1;
|
|
v_sync_pol = sync & FB_SYNC_VERT_HIGH_ACT ? 0 : 1;
|
|
|
|
RTRACE("hStart = %d, hEnd = %d, hTotal = %d\n",
|
|
hSyncStart, hSyncEnd, hTotal);
|
|
RTRACE("vStart = %d, vEnd = %d, vTotal = %d\n",
|
|
vSyncStart, vSyncEnd, vTotal);
|
|
|
|
hsync_wid = (hSyncEnd - hSyncStart) / 8;
|
|
vsync_wid = vSyncEnd - vSyncStart;
|
|
if (hsync_wid == 0)
|
|
hsync_wid = 1;
|
|
else if (hsync_wid > 0x3f) /* max */
|
|
hsync_wid = 0x3f;
|
|
|
|
if (vsync_wid == 0)
|
|
vsync_wid = 1;
|
|
else if (vsync_wid > 0x1f) /* max */
|
|
vsync_wid = 0x1f;
|
|
|
|
hSyncPol = mode->sync & FB_SYNC_HOR_HIGH_ACT ? 0 : 1;
|
|
vSyncPol = mode->sync & FB_SYNC_VERT_HIGH_ACT ? 0 : 1;
|
|
|
|
cSync = mode->sync & FB_SYNC_COMP_HIGH_ACT ? (1 << 4) : 0;
|
|
|
|
format = radeon_get_dstbpp(depth);
|
|
bytpp = mode->bits_per_pixel >> 3;
|
|
|
|
if ((primary_mon == MT_DFP) || (primary_mon == MT_LCD))
|
|
hsync_fudge = hsync_fudge_fp[format-1];
|
|
else
|
|
hsync_fudge = hsync_adj_tab[format-1];
|
|
|
|
hsync_start = hSyncStart - 8 + hsync_fudge;
|
|
|
|
newmode.crtc_gen_cntl = CRTC_EXT_DISP_EN | CRTC_EN |
|
|
(format << 8);
|
|
|
|
if ((primary_mon == MT_DFP) || (primary_mon == MT_LCD)) {
|
|
newmode.crtc_ext_cntl = VGA_ATI_LINEAR | XCRT_CNT_EN;
|
|
if (mirror)
|
|
newmode.crtc_ext_cntl |= CRTC_CRT_ON;
|
|
|
|
newmode.crtc_gen_cntl &= ~(CRTC_DBL_SCAN_EN |
|
|
CRTC_INTERLACE_EN);
|
|
} else {
|
|
newmode.crtc_ext_cntl = VGA_ATI_LINEAR | XCRT_CNT_EN |
|
|
CRTC_CRT_ON;
|
|
}
|
|
|
|
newmode.dac_cntl = /* INREG(DAC_CNTL) | */ DAC_MASK_ALL | DAC_VGA_ADR_EN |
|
|
DAC_8BIT_EN;
|
|
|
|
newmode.crtc_h_total_disp = ((((hTotal / 8) - 1) & 0x3ff) |
|
|
(((mode->xres / 8) - 1) << 16));
|
|
|
|
newmode.crtc_h_sync_strt_wid = ((hsync_start & 0x1fff) |
|
|
(hsync_wid << 16) | (h_sync_pol << 23));
|
|
|
|
newmode.crtc_v_total_disp = ((vTotal - 1) & 0xffff) |
|
|
((mode->yres - 1) << 16);
|
|
|
|
newmode.crtc_v_sync_strt_wid = (((vSyncStart - 1) & 0xfff) |
|
|
(vsync_wid << 16) | (v_sync_pol << 23));
|
|
|
|
if (accel) {
|
|
/* We first calculate the engine pitch */
|
|
rinfo->pitch = ((mode->xres_virtual * ((mode->bits_per_pixel + 1) / 8) + 0x3f)
|
|
& ~(0x3f)) >> 6;
|
|
|
|
/* Then, re-multiply it to get the CRTC pitch */
|
|
newmode.crtc_pitch = (rinfo->pitch << 3) / ((mode->bits_per_pixel + 1) / 8);
|
|
} else
|
|
newmode.crtc_pitch = (mode->xres_virtual >> 3);
|
|
newmode.crtc_pitch |= (newmode.crtc_pitch << 16);
|
|
|
|
#if defined(__BIG_ENDIAN)
|
|
/*
|
|
* It looks like recent chips have a problem with SURFACE_CNTL,
|
|
* setting SURF_TRANSLATION_DIS completely disables the
|
|
* swapper as well, so we leave it unset now.
|
|
*/
|
|
newmode.surface_cntl = 0;
|
|
|
|
/* Setup swapping on both apertures, though we currently
|
|
* only use aperture 0, enabling swapper on aperture 1
|
|
* won't harm
|
|
*/
|
|
switch (mode->bits_per_pixel) {
|
|
case 16:
|
|
newmode.surface_cntl |= NONSURF_AP0_SWP_16BPP;
|
|
newmode.surface_cntl |= NONSURF_AP1_SWP_16BPP;
|
|
break;
|
|
case 24:
|
|
case 32:
|
|
newmode.surface_cntl |= NONSURF_AP0_SWP_32BPP;
|
|
newmode.surface_cntl |= NONSURF_AP1_SWP_32BPP;
|
|
break;
|
|
}
|
|
#endif
|
|
|
|
rinfo->pitch = ((mode->xres_virtual * ((mode->bits_per_pixel + 1) / 8) + 0x3f)
|
|
& ~(0x3f)) / 64;
|
|
|
|
RTRACE("h_total_disp = 0x%x\t hsync_strt_wid = 0x%x\n",
|
|
newmode.crtc_h_total_disp, newmode.crtc_h_sync_strt_wid);
|
|
RTRACE("v_total_disp = 0x%x\t vsync_strt_wid = 0x%x\n",
|
|
newmode.crtc_v_total_disp, newmode.crtc_v_sync_strt_wid);
|
|
|
|
newmode.xres = mode->xres;
|
|
newmode.yres = mode->yres;
|
|
|
|
rinfo->bpp = mode->bits_per_pixel;
|
|
rinfo->depth = depth;
|
|
|
|
if (freq > rinfo->pll.ppll_max)
|
|
freq = rinfo->pll.ppll_max;
|
|
if (freq*12 < rinfo->pll.ppll_min)
|
|
freq = rinfo->pll.ppll_min / 12;
|
|
|
|
{
|
|
struct {
|
|
int divider;
|
|
int bitvalue;
|
|
} *post_div,
|
|
post_divs[] = {
|
|
{ 1, 0 },
|
|
{ 2, 1 },
|
|
{ 4, 2 },
|
|
{ 8, 3 },
|
|
{ 3, 4 },
|
|
{ 16, 5 },
|
|
{ 6, 6 },
|
|
{ 12, 7 },
|
|
{ 0, 0 },
|
|
};
|
|
|
|
for (post_div = &post_divs[0]; post_div->divider; ++post_div) {
|
|
rinfo->pll_output_freq = post_div->divider * freq;
|
|
if (rinfo->pll_output_freq >= rinfo->pll.ppll_min &&
|
|
rinfo->pll_output_freq <= rinfo->pll.ppll_max)
|
|
break;
|
|
}
|
|
|
|
rinfo->post_div = post_div->divider;
|
|
rinfo->fb_div = round_div(rinfo->pll.ref_div*rinfo->pll_output_freq,
|
|
rinfo->pll.ref_clk);
|
|
newmode.ppll_ref_div = rinfo->pll.ref_div;
|
|
newmode.ppll_div_3 = rinfo->fb_div | (post_div->bitvalue << 16);
|
|
}
|
|
newmode.vclk_ecp_cntl = rinfo->init_state.vclk_ecp_cntl;
|
|
|
|
#ifdef CONFIG_PPC_OF
|
|
/* Gross hack for iBook with M7 until I find out a proper fix */
|
|
if (machine_is_compatible("PowerBook4,3") && rinfo->arch == RADEON_M7)
|
|
newmode.ppll_div_3 = 0x000600ad;
|
|
#endif /* CONFIG_PPC_OF */
|
|
|
|
RTRACE("post div = 0x%x\n", rinfo->post_div);
|
|
RTRACE("fb_div = 0x%x\n", rinfo->fb_div);
|
|
RTRACE("ppll_div_3 = 0x%x\n", newmode.ppll_div_3);
|
|
|
|
/* DDA */
|
|
vclk_freq = round_div(rinfo->pll.ref_clk * rinfo->fb_div,
|
|
rinfo->pll.ref_div * rinfo->post_div);
|
|
xclk_freq = rinfo->pll.xclk;
|
|
|
|
xclk_per_trans = round_div(xclk_freq * 128, vclk_freq * mode->bits_per_pixel);
|
|
|
|
min_bits = min_bits_req(xclk_per_trans);
|
|
useable_precision = min_bits + 1;
|
|
|
|
xclk_per_trans_precise = round_div((xclk_freq * 128) << (11 - useable_precision),
|
|
vclk_freq * mode->bits_per_pixel);
|
|
|
|
ron = (4 * rinfo->ram.mb + 3 * _max(rinfo->ram.trcd - 2, 0) +
|
|
2 * rinfo->ram.trp + rinfo->ram.twr + rinfo->ram.cl + rinfo->ram.tr2w +
|
|
xclk_per_trans) << (11 - useable_precision);
|
|
roff = xclk_per_trans_precise * (32 - 4);
|
|
|
|
RTRACE("ron = %d, roff = %d\n", ron, roff);
|
|
RTRACE("vclk_freq = %d, per = %d\n", vclk_freq, xclk_per_trans_precise);
|
|
|
|
if ((ron + rinfo->ram.rloop) >= roff) {
|
|
printk("radeonfb: error ron out of range\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
newmode.dda_config = (xclk_per_trans_precise |
|
|
(useable_precision << 16) |
|
|
(rinfo->ram.rloop << 20));
|
|
newmode.dda_on_off = (ron << 16) | roff;
|
|
|
|
if ((primary_mon == MT_DFP) || (primary_mon == MT_LCD)) {
|
|
unsigned int hRatio, vRatio;
|
|
|
|
/* We force the pixel clock to be always enabled. Allowing it
|
|
* to be power managed during blanking would save power, but has
|
|
* nasty interactions with the 2D engine & sleep code that haven't
|
|
* been solved yet. --BenH
|
|
*/
|
|
newmode.vclk_ecp_cntl &= ~PIXCLK_DAC_ALWAYS_ONb;
|
|
|
|
if (mode->xres > rinfo->panel_xres)
|
|
mode->xres = rinfo->panel_xres;
|
|
if (mode->yres > rinfo->panel_yres)
|
|
mode->yres = rinfo->panel_yres;
|
|
|
|
newmode.fp_horz_stretch = (((rinfo->panel_xres / 8) - 1)
|
|
<< HORZ_PANEL_SHIFT);
|
|
newmode.fp_vert_stretch = ((rinfo->panel_yres - 1)
|
|
<< VERT_PANEL_SHIFT);
|
|
|
|
if (mode->xres != rinfo->panel_xres) {
|
|
hRatio = round_div(mode->xres * HORZ_STRETCH_RATIO_MAX,
|
|
rinfo->panel_xres);
|
|
newmode.fp_horz_stretch = (((((unsigned long)hRatio) & HORZ_STRETCH_RATIO_MASK)) |
|
|
(newmode.fp_horz_stretch &
|
|
(HORZ_PANEL_SIZE | HORZ_FP_LOOP_STRETCH |
|
|
HORZ_AUTO_RATIO_INC)));
|
|
newmode.fp_horz_stretch |= (HORZ_STRETCH_BLEND |
|
|
HORZ_STRETCH_ENABLE);
|
|
}
|
|
newmode.fp_horz_stretch &= ~HORZ_AUTO_RATIO;
|
|
|
|
if (mode->yres != rinfo->panel_yres) {
|
|
vRatio = round_div(mode->yres * VERT_STRETCH_RATIO_MAX,
|
|
rinfo->panel_yres);
|
|
newmode.fp_vert_stretch = (((((unsigned long)vRatio) & VERT_STRETCH_RATIO_MASK)) |
|
|
(newmode.fp_vert_stretch &
|
|
(VERT_PANEL_SIZE | VERT_STRETCH_RESERVED)));
|
|
newmode.fp_vert_stretch |= (VERT_STRETCH_BLEND |
|
|
VERT_STRETCH_ENABLE);
|
|
}
|
|
newmode.fp_vert_stretch &= ~VERT_AUTO_RATIO_EN;
|
|
|
|
newmode.fp_gen_cntl = (rinfo->init_state.fp_gen_cntl & (u32)
|
|
~(FP_SEL_CRTC2 |
|
|
FP_RMX_HVSYNC_CONTROL_EN |
|
|
FP_DFP_SYNC_SEL |
|
|
FP_CRT_SYNC_SEL |
|
|
FP_CRTC_LOCK_8DOT |
|
|
FP_USE_SHADOW_EN |
|
|
FP_CRTC_USE_SHADOW_VEND |
|
|
FP_CRT_SYNC_ALT));
|
|
|
|
newmode.fp_gen_cntl |= (FP_CRTC_DONT_SHADOW_VPAR |
|
|
FP_CRTC_DONT_SHADOW_HEND);
|
|
|
|
newmode.lvds_gen_cntl = rinfo->init_state.lvds_gen_cntl;
|
|
newmode.lvds_pll_cntl = rinfo->init_state.lvds_pll_cntl;
|
|
newmode.tmds_crc = rinfo->init_state.tmds_crc;
|
|
newmode.tmds_transmitter_cntl = rinfo->init_state.tmds_transmitter_cntl;
|
|
|
|
if (primary_mon == MT_LCD) {
|
|
newmode.lvds_gen_cntl |= (LVDS_ON | LVDS_BLON);
|
|
newmode.fp_gen_cntl &= ~(FP_FPON | FP_TMDS_EN);
|
|
} else {
|
|
/* DFP */
|
|
newmode.fp_gen_cntl |= (FP_FPON | FP_TMDS_EN);
|
|
newmode.tmds_transmitter_cntl = (TMDS_RAN_PAT_RST |
|
|
TMDS_ICHCSEL | TMDS_PLL_EN) &
|
|
~(TMDS_PLLRST);
|
|
newmode.crtc_ext_cntl &= ~CRTC_CRT_ON;
|
|
}
|
|
|
|
newmode.fp_crtc_h_total_disp = (((rinfo->hblank / 8) & 0x3ff) |
|
|
(((mode->xres / 8) - 1) << 16));
|
|
newmode.fp_crtc_v_total_disp = (rinfo->vblank & 0xffff) |
|
|
((mode->yres - 1) << 16);
|
|
newmode.fp_h_sync_strt_wid = ((rinfo->hOver_plus & 0x1fff) |
|
|
(hsync_wid << 16) | (h_sync_pol << 23));
|
|
newmode.fp_v_sync_strt_wid = ((rinfo->vOver_plus & 0xfff) |
|
|
(vsync_wid << 16) | (v_sync_pol << 23));
|
|
}
|
|
|
|
/* do it! */
|
|
if (!rinfo->asleep) {
|
|
radeon_write_mode (rinfo, &newmode);
|
|
/* (re)initialize the engine */
|
|
if (noaccel)
|
|
radeon_engine_init (rinfo);
|
|
|
|
}
|
|
/* Update fix */
|
|
if (accel)
|
|
info->fix.line_length = rinfo->pitch*64;
|
|
else
|
|
info->fix.line_length = mode->xres_virtual * ((mode->bits_per_pixel + 1) / 8);
|
|
info->fix.visual = rinfo->depth == 8 ? FB_VISUAL_PSEUDOCOLOR : FB_VISUAL_DIRECTCOLOR;
|
|
|
|
#ifdef CONFIG_BOOTX_TEXT
|
|
/* Update debug text engine */
|
|
btext_update_display(rinfo->fb_base_phys, mode->xres, mode->yres,
|
|
rinfo->depth, info->fix.line_length);
|
|
#endif
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
static void radeon_write_mode (struct radeonfb_info *rinfo,
|
|
struct radeon_regs *mode)
|
|
{
|
|
int i;
|
|
int primary_mon = PRIMARY_MONITOR(rinfo);
|
|
|
|
radeonfb_blank(VESA_POWERDOWN, (struct fb_info *)rinfo);
|
|
|
|
|
|
if (rinfo->arch == RADEON_M6) {
|
|
for (i=0; i<7; i++)
|
|
OUTREG(common_regs_m6[i].reg, common_regs_m6[i].val);
|
|
} else {
|
|
for (i=0; i<9; i++)
|
|
OUTREG(common_regs[i].reg, common_regs[i].val);
|
|
}
|
|
|
|
OUTREG(CRTC_GEN_CNTL, mode->crtc_gen_cntl);
|
|
OUTREGP(CRTC_EXT_CNTL, mode->crtc_ext_cntl,
|
|
CRTC_HSYNC_DIS | CRTC_VSYNC_DIS | CRTC_DISPLAY_DIS);
|
|
OUTREGP(DAC_CNTL, mode->dac_cntl, DAC_RANGE_CNTL | DAC_BLANKING);
|
|
OUTREG(CRTC_H_TOTAL_DISP, mode->crtc_h_total_disp);
|
|
OUTREG(CRTC_H_SYNC_STRT_WID, mode->crtc_h_sync_strt_wid);
|
|
OUTREG(CRTC_V_TOTAL_DISP, mode->crtc_v_total_disp);
|
|
OUTREG(CRTC_V_SYNC_STRT_WID, mode->crtc_v_sync_strt_wid);
|
|
OUTREG(CRTC_OFFSET, 0);
|
|
OUTREG(CRTC_OFFSET_CNTL, 0);
|
|
OUTREG(CRTC_PITCH, mode->crtc_pitch);
|
|
|
|
#if defined(__BIG_ENDIAN)
|
|
OUTREG(SURFACE_CNTL, mode->surface_cntl);
|
|
#endif
|
|
|
|
while ((INREG(CLOCK_CNTL_INDEX) & PPLL_DIV_SEL_MASK) !=
|
|
PPLL_DIV_SEL_MASK) {
|
|
OUTREGP(CLOCK_CNTL_INDEX, PPLL_DIV_SEL_MASK, 0xffff);
|
|
}
|
|
|
|
OUTPLLP(PPLL_CNTL, PPLL_RESET, 0xffff);
|
|
|
|
while ((INPLL(PPLL_REF_DIV) & PPLL_REF_DIV_MASK) !=
|
|
(mode->ppll_ref_div & PPLL_REF_DIV_MASK)) {
|
|
OUTPLLP(PPLL_REF_DIV, mode->ppll_ref_div, ~PPLL_REF_DIV_MASK);
|
|
}
|
|
|
|
while ((INPLL(PPLL_DIV_3) & PPLL_FB3_DIV_MASK) !=
|
|
(mode->ppll_div_3 & PPLL_FB3_DIV_MASK)) {
|
|
OUTPLLP(PPLL_DIV_3, mode->ppll_div_3, ~PPLL_FB3_DIV_MASK);
|
|
}
|
|
|
|
while ((INPLL(PPLL_DIV_3) & PPLL_POST3_DIV_MASK) !=
|
|
(mode->ppll_div_3 & PPLL_POST3_DIV_MASK)) {
|
|
OUTPLLP(PPLL_DIV_3, mode->ppll_div_3, ~PPLL_POST3_DIV_MASK);
|
|
}
|
|
|
|
OUTPLL(HTOTAL_CNTL, 0);
|
|
|
|
OUTPLLP(PPLL_CNTL, 0, ~PPLL_RESET);
|
|
|
|
// OUTREG(DDA_CONFIG, mode->dda_config);
|
|
// OUTREG(DDA_ON_OFF, mode->dda_on_off);
|
|
|
|
if ((primary_mon == MT_DFP) || (primary_mon == MT_LCD)) {
|
|
OUTREG(FP_CRTC_H_TOTAL_DISP, mode->fp_crtc_h_total_disp);
|
|
OUTREG(FP_CRTC_V_TOTAL_DISP, mode->fp_crtc_v_total_disp);
|
|
OUTREG(FP_H_SYNC_STRT_WID, mode->fp_h_sync_strt_wid);
|
|
OUTREG(FP_V_SYNC_STRT_WID, mode->fp_v_sync_strt_wid);
|
|
OUTREG(FP_HORZ_STRETCH, mode->fp_horz_stretch);
|
|
OUTREG(FP_VERT_STRETCH, mode->fp_vert_stretch);
|
|
OUTREG(FP_GEN_CNTL, mode->fp_gen_cntl);
|
|
OUTREG(TMDS_CRC, mode->tmds_crc);
|
|
OUTREG(TMDS_TRANSMITTER_CNTL, mode->tmds_transmitter_cntl);
|
|
|
|
if (primary_mon == MT_LCD) {
|
|
unsigned int tmp = INREG(LVDS_GEN_CNTL);
|
|
|
|
mode->lvds_gen_cntl &= ~LVDS_STATE_MASK;
|
|
mode->lvds_gen_cntl |= (rinfo->init_state.lvds_gen_cntl & LVDS_STATE_MASK);
|
|
|
|
if ((tmp & (LVDS_ON | LVDS_BLON)) ==
|
|
(mode->lvds_gen_cntl & (LVDS_ON | LVDS_BLON))) {
|
|
OUTREG(LVDS_GEN_CNTL, mode->lvds_gen_cntl);
|
|
} else {
|
|
if (mode->lvds_gen_cntl & (LVDS_ON | LVDS_BLON)) {
|
|
udelay(1000);
|
|
OUTREG(LVDS_GEN_CNTL, mode->lvds_gen_cntl);
|
|
} else {
|
|
OUTREG(LVDS_GEN_CNTL, mode->lvds_gen_cntl |
|
|
LVDS_BLON);
|
|
udelay(1000);
|
|
OUTREG(LVDS_GEN_CNTL, mode->lvds_gen_cntl);
|
|
}
|
|
}
|
|
}
|
|
}
|
|
|
|
radeonfb_blank(VESA_NO_BLANKING, (struct fb_info *)rinfo);
|
|
|
|
OUTPLL(VCLK_ECP_CNTL, mode->vclk_ecp_cntl);
|
|
|
|
return;
|
|
}
|
|
|
|
static struct fb_ops radeonfb_ops = {
|
|
.owner = THIS_MODULE,
|
|
.fb_check_var = radeonfb_check_var,
|
|
.fb_set_par = radeonfb_set_par,
|
|
.fb_setcolreg = radeonfb_setcolreg,
|
|
.fb_pan_display = radeonfb_pan_display,
|
|
.fb_blank = radeonfb_blank,
|
|
.fb_ioctl = radeonfb_ioctl,
|
|
#if 0
|
|
.fb_fillrect = radeonfb_fillrect,
|
|
.fb_copyarea = radeonfb_copyarea,
|
|
.fb_imageblit = radeonfb_imageblit,
|
|
.fb_rasterimg = radeonfb_rasterimg,
|
|
#else
|
|
.fb_fillrect = cfb_fillrect,
|
|
.fb_copyarea = cfb_copyarea,
|
|
.fb_imageblit = cfb_imageblit,
|
|
#endif
|
|
.fb_cursor = soft_cursor,
|
|
};
|
|
|
|
|
|
static int __devinit radeon_set_fbinfo (struct radeonfb_info *rinfo)
|
|
{
|
|
struct fb_info *info;
|
|
|
|
info = &rinfo->info;
|
|
|
|
info->par = rinfo;
|
|
info->pseudo_palette = rinfo->pseudo_palette;
|
|
info->flags = FBINFO_DEFAULT | FBINFO_HWACCEL_YPAN;
|
|
info->fbops = &radeonfb_ops;
|
|
info->screen_base = rinfo->fb_base;
|
|
|
|
/* Fill fix common fields */
|
|
strlcpy(info->fix.id, rinfo->name, sizeof(info->fix.id));
|
|
info->fix.smem_start = rinfo->fb_base_phys;
|
|
info->fix.smem_len = rinfo->video_ram;
|
|
info->fix.type = FB_TYPE_PACKED_PIXELS;
|
|
info->fix.visual = FB_VISUAL_PSEUDOCOLOR;
|
|
info->fix.xpanstep = 8;
|
|
info->fix.ypanstep = 1;
|
|
info->fix.ywrapstep = 0;
|
|
info->fix.type_aux = 0;
|
|
info->fix.mmio_start = rinfo->mmio_base_phys;
|
|
info->fix.mmio_len = RADEON_REGSIZE;
|
|
if (noaccel)
|
|
info->fix.accel = FB_ACCEL_NONE;
|
|
else
|
|
info->fix.accel = FB_ACCEL_ATI_RADEON;
|
|
|
|
if (radeon_init_disp (rinfo) < 0)
|
|
return -1;
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
#ifdef CONFIG_PMAC_BACKLIGHT
|
|
|
|
/* TODO: Dbl check these tables, we don't go up to full ON backlight
|
|
* in these, possibly because we noticed MacOS doesn't, but I'd prefer
|
|
* having some more official numbers from ATI
|
|
*/
|
|
static int backlight_conv_m6[] = {
|
|
0xff, 0xc0, 0xb5, 0xaa, 0x9f, 0x94, 0x89, 0x7e,
|
|
0x73, 0x68, 0x5d, 0x52, 0x47, 0x3c, 0x31, 0x24
|
|
};
|
|
static int backlight_conv_m7[] = {
|
|
0x00, 0x3f, 0x4a, 0x55, 0x60, 0x6b, 0x76, 0x81,
|
|
0x8c, 0x97, 0xa2, 0xad, 0xb8, 0xc3, 0xce, 0xd9
|
|
};
|
|
|
|
#define BACKLIGHT_LVDS_OFF
|
|
#undef BACKLIGHT_DAC_OFF
|
|
|
|
/* We turn off the LCD completely instead of just dimming the backlight.
|
|
* This provides some greater power saving and the display is useless
|
|
* without backlight anyway.
|
|
*/
|
|
|
|
static int radeon_set_backlight_enable(int on, int level, void *data)
|
|
{
|
|
struct radeonfb_info *rinfo = (struct radeonfb_info *)data;
|
|
unsigned int lvds_gen_cntl = INREG(LVDS_GEN_CNTL);
|
|
int* conv_table;
|
|
|
|
/* Pardon me for that hack... maybe some day we can figure
|
|
* out in what direction backlight should work on a given
|
|
* panel ?
|
|
*/
|
|
if ((rinfo->arch == RADEON_M7 || rinfo->arch == RADEON_M9)
|
|
&& !machine_is_compatible("PowerBook4,3"))
|
|
conv_table = backlight_conv_m7;
|
|
else
|
|
conv_table = backlight_conv_m6;
|
|
|
|
lvds_gen_cntl |= (LVDS_BL_MOD_EN | LVDS_BLON);
|
|
if (on && (level > BACKLIGHT_OFF)) {
|
|
lvds_gen_cntl |= LVDS_DIGON;
|
|
if (!(lvds_gen_cntl & LVDS_ON)) {
|
|
lvds_gen_cntl &= ~LVDS_BLON;
|
|
OUTREG(LVDS_GEN_CNTL, lvds_gen_cntl);
|
|
(void)INREG(LVDS_GEN_CNTL);
|
|
mdelay(10);
|
|
lvds_gen_cntl |= LVDS_BLON;
|
|
OUTREG(LVDS_GEN_CNTL, lvds_gen_cntl);
|
|
}
|
|
lvds_gen_cntl &= ~LVDS_BL_MOD_LEVEL_MASK;
|
|
lvds_gen_cntl |= (conv_table[level] <<
|
|
LVDS_BL_MOD_LEVEL_SHIFT);
|
|
lvds_gen_cntl |= (LVDS_ON | LVDS_EN);
|
|
lvds_gen_cntl &= ~LVDS_DISPLAY_DIS;
|
|
} else {
|
|
lvds_gen_cntl &= ~LVDS_BL_MOD_LEVEL_MASK;
|
|
lvds_gen_cntl |= (conv_table[0] <<
|
|
LVDS_BL_MOD_LEVEL_SHIFT);
|
|
lvds_gen_cntl |= LVDS_DISPLAY_DIS;
|
|
OUTREG(LVDS_GEN_CNTL, lvds_gen_cntl);
|
|
udelay(10);
|
|
lvds_gen_cntl &= ~(LVDS_ON | LVDS_EN | LVDS_BLON | LVDS_DIGON);
|
|
}
|
|
|
|
OUTREG(LVDS_GEN_CNTL, lvds_gen_cntl);
|
|
rinfo->init_state.lvds_gen_cntl &= ~LVDS_STATE_MASK;
|
|
rinfo->init_state.lvds_gen_cntl |= (lvds_gen_cntl & LVDS_STATE_MASK);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int radeon_set_backlight_level(int level, void *data)
|
|
{
|
|
return radeon_set_backlight_enable(1, level, data);
|
|
}
|
|
#endif /* CONFIG_PMAC_BACKLIGHT */
|
|
|
|
|
|
#ifdef CONFIG_PMAC_PBOOK
|
|
|
|
static u32 dbg_clk;
|
|
|
|
/*
|
|
* Radeon M6 Power Management code. This code currently only supports
|
|
* the mobile chips, it's based from some informations provided by ATI
|
|
* along with hours of tracing of MacOS drivers
|
|
*/
|
|
|
|
static void radeon_pm_save_regs(struct radeonfb_info *rinfo)
|
|
{
|
|
rinfo->save_regs[0] = INPLL(PLL_PWRMGT_CNTL);
|
|
rinfo->save_regs[1] = INPLL(CLK_PWRMGT_CNTL);
|
|
rinfo->save_regs[2] = INPLL(MCLK_CNTL);
|
|
rinfo->save_regs[3] = INPLL(SCLK_CNTL);
|
|
rinfo->save_regs[4] = INPLL(CLK_PIN_CNTL);
|
|
rinfo->save_regs[5] = INPLL(VCLK_ECP_CNTL);
|
|
rinfo->save_regs[6] = INPLL(PIXCLKS_CNTL);
|
|
rinfo->save_regs[7] = INPLL(MCLK_MISC);
|
|
rinfo->save_regs[8] = INPLL(P2PLL_CNTL);
|
|
|
|
rinfo->save_regs[9] = INREG(DISP_MISC_CNTL);
|
|
rinfo->save_regs[10] = INREG(DISP_PWR_MAN);
|
|
rinfo->save_regs[11] = INREG(LVDS_GEN_CNTL);
|
|
rinfo->save_regs[12] = INREG(LVDS_PLL_CNTL);
|
|
rinfo->save_regs[13] = INREG(TV_DAC_CNTL);
|
|
rinfo->save_regs[14] = INREG(BUS_CNTL1);
|
|
rinfo->save_regs[15] = INREG(CRTC_OFFSET_CNTL);
|
|
rinfo->save_regs[16] = INREG(AGP_CNTL);
|
|
rinfo->save_regs[17] = (INREG(CRTC_GEN_CNTL) & 0xfdffffff) | 0x04000000;
|
|
rinfo->save_regs[18] = (INREG(CRTC2_GEN_CNTL) & 0xfdffffff) | 0x04000000;
|
|
rinfo->save_regs[19] = INREG(GPIOPAD_A);
|
|
rinfo->save_regs[20] = INREG(GPIOPAD_EN);
|
|
rinfo->save_regs[21] = INREG(GPIOPAD_MASK);
|
|
rinfo->save_regs[22] = INREG(ZV_LCDPAD_A);
|
|
rinfo->save_regs[23] = INREG(ZV_LCDPAD_EN);
|
|
rinfo->save_regs[24] = INREG(ZV_LCDPAD_MASK);
|
|
rinfo->save_regs[25] = INREG(GPIO_VGA_DDC);
|
|
rinfo->save_regs[26] = INREG(GPIO_DVI_DDC);
|
|
rinfo->save_regs[27] = INREG(GPIO_MONID);
|
|
rinfo->save_regs[28] = INREG(GPIO_CRT2_DDC);
|
|
|
|
rinfo->save_regs[29] = INREG(SURFACE_CNTL);
|
|
rinfo->save_regs[30] = INREG(MC_FB_LOCATION);
|
|
rinfo->save_regs[31] = INREG(DISPLAY_BASE_ADDR);
|
|
rinfo->save_regs[32] = INREG(MC_AGP_LOCATION);
|
|
rinfo->save_regs[33] = INREG(CRTC2_DISPLAY_BASE_ADDR);
|
|
}
|
|
|
|
static void radeon_pm_restore_regs(struct radeonfb_info *rinfo)
|
|
{
|
|
OUTPLL(P2PLL_CNTL, rinfo->save_regs[8] & 0xFFFFFFFE); /* First */
|
|
|
|
OUTPLL(PLL_PWRMGT_CNTL, rinfo->save_regs[0]);
|
|
OUTPLL(CLK_PWRMGT_CNTL, rinfo->save_regs[1]);
|
|
OUTPLL(MCLK_CNTL, rinfo->save_regs[2]);
|
|
OUTPLL(SCLK_CNTL, rinfo->save_regs[3]);
|
|
OUTPLL(CLK_PIN_CNTL, rinfo->save_regs[4]);
|
|
OUTPLL(VCLK_ECP_CNTL, rinfo->save_regs[5]);
|
|
OUTPLL(PIXCLKS_CNTL, rinfo->save_regs[6]);
|
|
OUTPLL(MCLK_MISC, rinfo->save_regs[7]);
|
|
|
|
OUTREG(DISP_MISC_CNTL, rinfo->save_regs[9]);
|
|
OUTREG(DISP_PWR_MAN, rinfo->save_regs[10]);
|
|
OUTREG(LVDS_GEN_CNTL, rinfo->save_regs[11]);
|
|
OUTREG(LVDS_PLL_CNTL,rinfo->save_regs[12]);
|
|
OUTREG(TV_DAC_CNTL, rinfo->save_regs[13]);
|
|
OUTREG(BUS_CNTL1, rinfo->save_regs[14]);
|
|
OUTREG(CRTC_OFFSET_CNTL, rinfo->save_regs[15]);
|
|
OUTREG(AGP_CNTL, rinfo->save_regs[16]);
|
|
OUTREG(CRTC_GEN_CNTL, rinfo->save_regs[17]);
|
|
OUTREG(CRTC2_GEN_CNTL, rinfo->save_regs[18]);
|
|
|
|
// wait VBL before that one ?
|
|
OUTPLL(P2PLL_CNTL, rinfo->save_regs[8]);
|
|
|
|
OUTREG(GPIOPAD_A, rinfo->save_regs[19]);
|
|
OUTREG(GPIOPAD_EN, rinfo->save_regs[20]);
|
|
OUTREG(GPIOPAD_MASK, rinfo->save_regs[21]);
|
|
OUTREG(ZV_LCDPAD_A, rinfo->save_regs[22]);
|
|
OUTREG(ZV_LCDPAD_EN, rinfo->save_regs[23]);
|
|
OUTREG(ZV_LCDPAD_MASK, rinfo->save_regs[24]);
|
|
OUTREG(GPIO_VGA_DDC, rinfo->save_regs[25]);
|
|
OUTREG(GPIO_DVI_DDC, rinfo->save_regs[26]);
|
|
OUTREG(GPIO_MONID, rinfo->save_regs[27]);
|
|
OUTREG(GPIO_CRT2_DDC, rinfo->save_regs[28]);
|
|
}
|
|
|
|
static void radeon_pm_disable_iopad(struct radeonfb_info *rinfo)
|
|
{
|
|
OUTREG(GPIOPAD_MASK, 0x0001ffff);
|
|
OUTREG(GPIOPAD_EN, 0x00000400);
|
|
OUTREG(GPIOPAD_A, 0x00000000);
|
|
OUTREG(ZV_LCDPAD_MASK, 0x00000000);
|
|
OUTREG(ZV_LCDPAD_EN, 0x00000000);
|
|
OUTREG(ZV_LCDPAD_A, 0x00000000);
|
|
OUTREG(GPIO_VGA_DDC, 0x00030000);
|
|
OUTREG(GPIO_DVI_DDC, 0x00000000);
|
|
OUTREG(GPIO_MONID, 0x00030000);
|
|
OUTREG(GPIO_CRT2_DDC, 0x00000000);
|
|
}
|
|
|
|
static void radeon_pm_program_v2clk(struct radeonfb_info *rinfo)
|
|
{
|
|
//
|
|
// u32 reg;
|
|
//
|
|
// OUTPLL(P2PLL_REF_DIV, 0x0c);
|
|
//
|
|
// .../... figure out what macos does here
|
|
}
|
|
|
|
static void radeon_pm_low_current(struct radeonfb_info *rinfo)
|
|
{
|
|
u32 reg;
|
|
|
|
reg = INREG(BUS_CNTL1);
|
|
reg &= ~BUS_CNTL1_MOBILE_PLATFORM_SEL_MASK;
|
|
reg |= BUS_CNTL1_AGPCLK_VALID | (1<<BUS_CNTL1_MOBILE_PLATFORM_SEL_SHIFT);
|
|
OUTREG(BUS_CNTL1, reg);
|
|
|
|
reg = INPLL(PLL_PWRMGT_CNTL);
|
|
reg |= PLL_PWRMGT_CNTL_SPLL_TURNOFF | PLL_PWRMGT_CNTL_PPLL_TURNOFF |
|
|
PLL_PWRMGT_CNTL_P2PLL_TURNOFF | PLL_PWRMGT_CNTL_TVPLL_TURNOFF;
|
|
reg &= ~PLL_PWRMGT_CNTL_SU_MCLK_USE_BCLK;
|
|
reg &= ~PLL_PWRMGT_CNTL_MOBILE_SU;
|
|
OUTPLL(PLL_PWRMGT_CNTL, reg);
|
|
|
|
// reg = INPLL(TV_PLL_CNTL1);
|
|
// reg |= TV_PLL_CNTL1__TVPLL_RESET | TV_PLL_CNTL1__TVPLL_SLEEP;
|
|
// OUTPLL(TV_PLL_CNTL1, reg);
|
|
|
|
reg = INREG(TV_DAC_CNTL);
|
|
reg &= ~(TV_DAC_CNTL_BGADJ_MASK |TV_DAC_CNTL_DACADJ_MASK);
|
|
reg |=TV_DAC_CNTL_BGSLEEP | TV_DAC_CNTL_RDACPD | TV_DAC_CNTL_GDACPD |
|
|
TV_DAC_CNTL_BDACPD |
|
|
(8<<TV_DAC_CNTL_BGADJ__SHIFT) | (8<<TV_DAC_CNTL_DACADJ__SHIFT);
|
|
OUTREG(TV_DAC_CNTL, reg);
|
|
|
|
reg = INREG(TMDS_TRANSMITTER_CNTL);
|
|
reg &= ~(TMDS_PLL_EN |TMDS_PLLRST);
|
|
OUTREG(TMDS_TRANSMITTER_CNTL, reg);
|
|
|
|
// lvds_pll_cntl = regr32(g, LVDS_PLL_CNTL);
|
|
// lvds_pll_cntl &= ~LVDS_PLL_CNTL__LVDS_PLL_EN;
|
|
// lvds_pll_cntl |= LVDS_PLL_CNTL__LVDS_PLL_RESET;
|
|
// regw32(g, LVDS_PLL_CNTL, lvds_pll_cntl);
|
|
|
|
reg = INREG(DAC_CNTL);
|
|
reg &= ~DAC_CMP_EN;
|
|
OUTREG(DAC_CNTL, reg);
|
|
|
|
reg = INREG(DAC_CNTL2);
|
|
reg &= ~DAC2_CMP_EN;
|
|
OUTREG(DAC_CNTL2, reg);
|
|
|
|
reg = INREG(TV_DAC_CNTL);
|
|
reg &= ~TV_DAC_CNTL_DETECT;
|
|
OUTREG(TV_DAC_CNTL, reg);
|
|
}
|
|
|
|
static void radeon_pm_setup_for_suspend(struct radeonfb_info *rinfo)
|
|
{
|
|
/* This code is disabled. It does what is in the pm_init
|
|
* function of the MacOS driver code ATI sent me. However,
|
|
* it doesn't fix my sleep problem, and is causing other issues
|
|
* on wakeup (bascially the machine dying when switching consoles
|
|
* I haven't had time to investigate this yet
|
|
*/
|
|
#if 0
|
|
u32 disp_misc_cntl;
|
|
u32 disp_pwr_man;
|
|
u32 temp;
|
|
|
|
// set SPLL, MPLL, PPLL, P2PLL, TVPLL, SCLK, MCLK, PCLK, P2CLK,
|
|
// TCLK and TEST_MODE to 0
|
|
temp = INPLL(CLK_PWRMGT_CNTL);
|
|
OUTPLL(CLK_PWRMGT_CNTL , temp & ~0xc00002ff);
|
|
|
|
// Turn on Power Management
|
|
temp = INPLL(CLK_PWRMGT_CNTL);
|
|
OUTPLL(CLK_PWRMGT_CNTL , temp | 0x00000400);
|
|
|
|
// Turn off display clock if using mobile chips
|
|
temp = INPLL(CLK_PWRMGT_CNTL);
|
|
OUTREG(CLK_PWRMGT_CNTL , temp | 0x00100000);
|
|
|
|
// Force PIXCLK_ALWAYS_ON and PIXCLK_DAC_ALWAYS_ON
|
|
temp = INPLL(VCLK_ECP_CNTL);
|
|
OUTPLL(VCLK_ECP_CNTL, temp & ~0x000000c0);
|
|
|
|
// Force ECP_FORCE_ON to 1
|
|
temp = INPLL(VCLK_ECP_CNTL);
|
|
OUTPLL(VCLK_ECP_CNTL, temp | 0x00040000);
|
|
|
|
// Force PIXCLK_BLEND_ALWAYS_ON and PIXCLK_GV_ALWAYS_ON
|
|
temp = INPLL(PIXCLKS_CNTL);
|
|
OUTPLL(PIXCLKS_CNTL, temp & ~0x00001800);
|
|
|
|
// Forcing SCLK_CNTL to ON
|
|
OUTPLL(SCLK_CNTL, (INPLL(SCLK_CNTL)& 0x00000007) | 0xffff8000 );
|
|
|
|
// Set PM control over XTALIN pad
|
|
temp = INPLL(CLK_PIN_CNTL);
|
|
OUTPLL(CLK_PIN_CNTL, temp | 0x00080000);
|
|
|
|
// Force MCLK and YCLK and MC as dynamic
|
|
temp = INPLL(MCLK_CNTL);
|
|
OUTPLL(MCLK_CNTL, temp & 0xffeaffff);
|
|
|
|
// PLL_TURNOFF
|
|
temp = INPLL(PLL_PWRMGT_CNTL);
|
|
OUTPLL(PLL_PWRMGT_CNTL, temp | 0x0000001f);
|
|
|
|
// set MOBILE_SU to 1 if M6 or DDR64 is detected
|
|
temp = INPLL(PLL_PWRMGT_CNTL);
|
|
OUTPLL(PLL_PWRMGT_CNTL, temp | 0x00010000);
|
|
|
|
// select PM access mode (PM_MODE_SEL) (use ACPI mode)
|
|
// temp = INPLL(PLL_PWRMGT_CNTL);
|
|
// OUTPLL(PLL_PWRMGT_CNTL, temp | 0x00002000);
|
|
temp = INPLL(PLL_PWRMGT_CNTL);
|
|
OUTPLL(PLL_PWRMGT_CNTL, temp & ~0x00002000);
|
|
|
|
// set DISP_MISC_CNTL register
|
|
disp_misc_cntl = INREG(DISP_MISC_CNTL);
|
|
disp_misc_cntl &= ~( DISP_MISC_CNTL_SOFT_RESET_GRPH_PP |
|
|
DISP_MISC_CNTL_SOFT_RESET_SUBPIC_PP |
|
|
DISP_MISC_CNTL_SOFT_RESET_OV0_PP |
|
|
DISP_MISC_CNTL_SOFT_RESET_GRPH_SCLK |
|
|
DISP_MISC_CNTL_SOFT_RESET_SUBPIC_SCLK |
|
|
DISP_MISC_CNTL_SOFT_RESET_OV0_SCLK |
|
|
DISP_MISC_CNTL_SOFT_RESET_GRPH2_PP |
|
|
DISP_MISC_CNTL_SOFT_RESET_GRPH2_SCLK |
|
|
DISP_MISC_CNTL_SOFT_RESET_LVDS |
|
|
DISP_MISC_CNTL_SOFT_RESET_TMDS |
|
|
DISP_MISC_CNTL_SOFT_RESET_DIG_TMDS |
|
|
DISP_MISC_CNTL_SOFT_RESET_TV);
|
|
OUTREG(DISP_MISC_CNTL, disp_misc_cntl);
|
|
|
|
// set DISP_PWR_MAN register
|
|
disp_pwr_man = INREG(DISP_PWR_MAN);
|
|
// clau - 9.29.2000 - changes made to bit23:18 to set to 1 as requested by George
|
|
disp_pwr_man |= (DISP_PWR_MAN_DIG_TMDS_ENABLE_RST |
|
|
DISP_PWR_MAN_TV_ENABLE_RST |
|
|
// DISP_PWR_MAN_AUTO_PWRUP_EN |
|
|
DISP_PWR_MAN_DISP_D3_GRPH_RST |
|
|
DISP_PWR_MAN_DISP_D3_SUBPIC_RST |
|
|
DISP_PWR_MAN_DISP_D3_OV0_RST |
|
|
DISP_PWR_MAN_DISP_D1D2_GRPH_RST |
|
|
DISP_PWR_MAN_DISP_D1D2_SUBPIC_RST |
|
|
DISP_PWR_MAN_DISP_D1D2_OV0_RST);
|
|
disp_pwr_man &= ~(DISP_PWR_MAN_DISP_PWR_MAN_D3_CRTC_EN |
|
|
DISP_PWR_MAN_DISP2_PWR_MAN_D3_CRTC2_EN|
|
|
DISP_PWR_MAN_DISP_D3_RST |
|
|
DISP_PWR_MAN_DISP_D3_REG_RST);
|
|
OUTREG(DISP_PWR_MAN, disp_pwr_man);
|
|
|
|
// clau - 10.24.2000
|
|
// - add in setting for BUS_CNTL1 b27:26 = 0x01 and b31 = 0x1
|
|
// - add in setting for AGP_CNTL b7:0 = 0x20
|
|
// - add in setting for DVI_DDC_DATA_OUT_EN b17:16 = 0x0
|
|
|
|
// the following settings (two lines) are applied at a later part of this function, only on mobile platform
|
|
// requres -mobile flag
|
|
OUTREG(BUS_CNTL1, (INREG(BUS_CNTL1) & 0xf3ffffff) | 0x04000000);
|
|
OUTREG(BUS_CNTL1, INREG(BUS_CNTL1) | 0x80000000);
|
|
OUTREG(AGP_CNTL, (INREG(AGP_CNTL) & 0xffffff00) | 0x20);
|
|
OUTREG(GPIO_DVI_DDC, INREG(GPIO_DVI_DDC) & 0xfffcffff);
|
|
|
|
// yulee - 12.12.2000
|
|
// A12 only
|
|
// EN_MCLK_TRISTATE_IN_SUSPEND@MCLK_MISC = 1
|
|
// ACCESS_REGS_IN_SUSPEND@CLK_PIN_CNTL = 0
|
|
// only on mobile platform
|
|
OUTPLL(MCLK_MISC, INPLL(MCLK_MISC) | 0x00040000 );
|
|
|
|
// yulee -12.12.2000
|
|
// AGPCLK_VALID@BUS_CNTL1 = 1
|
|
// MOBILE_PLATFORM_SEL@BUS_CNTL1 = 01
|
|
// CRTC_STEREO_SYNC_OUT_EN@CRTC_OFFSET_CNTL = 0
|
|
// CG_CLK_TO_OUTPIN@CLK_PIN_CNTL = 0
|
|
// only on mobile platform
|
|
OUTPLL(CLK_PIN_CNTL, INPLL(CLK_PIN_CNTL ) & 0xFFFFF7FF );
|
|
OUTREG(BUS_CNTL1, (INREG(BUS_CNTL1 ) & 0xF3FFFFFF) | 0x84000000 );
|
|
OUTREG(CRTC_OFFSET_CNTL, INREG(CRTC_OFFSET_CNTL ) & 0xFFEFFFFF );
|
|
|
|
mdelay(100);
|
|
#endif
|
|
|
|
/* Disable CRTCs */
|
|
OUTREG(CRTC_GEN_CNTL, (INREG(CRTC_GEN_CNTL) & ~CRTC_EN) | CRTC_DISP_REQ_EN_B);
|
|
OUTREG(CRTC2_GEN_CNTL, (INREG(CRTC2_GEN_CNTL) & ~CRTC2_EN) | CRTC2_DISP_REQ_EN_B);
|
|
(void)INREG(CRTC2_GEN_CNTL);
|
|
mdelay(17);
|
|
}
|
|
|
|
static void radeon_set_suspend(struct radeonfb_info *rinfo, int suspend)
|
|
{
|
|
u16 pwr_cmd;
|
|
|
|
if (!rinfo->pm_reg)
|
|
return;
|
|
|
|
/* Set the chip into appropriate suspend mode (we use D2,
|
|
* D3 would require a compete re-initialization of the chip,
|
|
* including PCI config registers, clocks, AGP conf, ...)
|
|
*/
|
|
if (suspend) {
|
|
/* According to ATI, we should program V2CLK here, I have
|
|
* to verify what's up exactly
|
|
*/
|
|
/* Save some registers */
|
|
radeon_pm_save_regs(rinfo);
|
|
|
|
/* Check that on M7 too, might work might not. M7 may also
|
|
* need explicit enabling of PM
|
|
*/
|
|
if (rinfo->arch == RADEON_M6) {
|
|
/* Program V2CLK */
|
|
radeon_pm_program_v2clk(rinfo);
|
|
|
|
/* Disable IO PADs */
|
|
radeon_pm_disable_iopad(rinfo);
|
|
|
|
/* Set low current */
|
|
radeon_pm_low_current(rinfo);
|
|
|
|
/* Prepare chip for power management */
|
|
radeon_pm_setup_for_suspend(rinfo);
|
|
|
|
/* Reset the MDLL */
|
|
OUTPLL(MDLL_CKO, INPLL(MDLL_CKO) | MCKOA_RESET);
|
|
(void)INPLL(MDLL_RDCKA);
|
|
OUTPLL(MDLL_CKO, INPLL(MDLL_CKO) & ~MCKOA_RESET);
|
|
(void)INPLL(MDLL_RDCKA);
|
|
}
|
|
|
|
/* Switch PCI power managment to D2. */
|
|
for (;;) {
|
|
pci_read_config_word(
|
|
rinfo->pdev, rinfo->pm_reg+PCI_PM_CTRL,
|
|
&pwr_cmd);
|
|
if (pwr_cmd & 2)
|
|
break;
|
|
pci_write_config_word(
|
|
rinfo->pdev, rinfo->pm_reg+PCI_PM_CTRL,
|
|
(pwr_cmd & ~PCI_PM_CTRL_STATE_MASK) | 2);
|
|
mdelay(500);
|
|
}
|
|
} else {
|
|
/* Switch back PCI powermanagment to D0 */
|
|
mdelay(200);
|
|
pci_write_config_word(rinfo->pdev, rinfo->pm_reg+PCI_PM_CTRL, 0);
|
|
mdelay(500);
|
|
|
|
dbg_clk = INPLL(1);
|
|
|
|
/* Do we need that on M7 ? */
|
|
if (rinfo->arch == RADEON_M6) {
|
|
/* Restore the MDLL */
|
|
OUTPLL(MDLL_CKO, INPLL(MDLL_CKO) & ~MCKOA_RESET);
|
|
(void)INPLL(MDLL_CKO);
|
|
}
|
|
|
|
/* Restore some registers */
|
|
radeon_pm_restore_regs(rinfo);
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Save the contents of the framebuffer when we go to sleep,
|
|
* and restore it when we wake up again.
|
|
*/
|
|
|
|
int radeon_sleep_notify(struct pmu_sleep_notifier *self, int when)
|
|
{
|
|
struct radeonfb_info *rinfo;
|
|
|
|
for (rinfo = board_list; rinfo != NULL; rinfo = rinfo->next) {
|
|
struct fb_fix_screeninfo fix;
|
|
int nb;
|
|
struct display *disp;
|
|
|
|
disp = (rinfo->currcon < 0) ? rinfo->info.disp : &fb_display[rinfo->currcon];
|
|
|
|
switch (rinfo->arch) {
|
|
case RADEON_M6:
|
|
case RADEON_M7:
|
|
case RADEON_M9:
|
|
break;
|
|
default:
|
|
return PBOOK_SLEEP_REFUSE;
|
|
}
|
|
|
|
radeonfb_get_fix(&fix, fg_console, (struct fb_info *)rinfo);
|
|
nb = fb_display[fg_console].var.yres * fix.line_length;
|
|
|
|
switch (when) {
|
|
case PBOOK_SLEEP_NOW:
|
|
acquire_console_sem();
|
|
disp->dispsw = &fbcon_dummy;
|
|
|
|
if (!noaccel) {
|
|
/* Make sure engine is reset */
|
|
radeon_engine_reset();
|
|
radeon_engine_idle();
|
|
}
|
|
|
|
/* Blank display and LCD */
|
|
radeonfb_blank(VESA_POWERDOWN+1,
|
|
(struct fb_info *)rinfo);
|
|
|
|
/* Sleep */
|
|
rinfo->asleep = 1;
|
|
radeon_set_suspend(rinfo, 1);
|
|
release_console_sem();
|
|
|
|
break;
|
|
case PBOOK_WAKE:
|
|
acquire_console_sem();
|
|
/* Wakeup */
|
|
radeon_set_suspend(rinfo, 0);
|
|
|
|
if (!noaccel)
|
|
radeon_engine_init(rinfo);
|
|
rinfo->asleep = 0;
|
|
radeon_set_dispsw(rinfo, disp);
|
|
radeon_load_video_mode(rinfo, &disp->var);
|
|
do_install_cmap(rinfo->currcon < 0 ? 0 : rinfo->currcon,
|
|
(struct fb_info *)rinfo);
|
|
|
|
radeonfb_blank(0, (struct fb_info *)rinfo);
|
|
release_console_sem();
|
|
printk("CLK_PIN_CNTL on wakeup was: %08x\n", dbg_clk);
|
|
break;
|
|
}
|
|
}
|
|
|
|
return PBOOK_SLEEP_OK;
|
|
}
|
|
|
|
#endif /* CONFIG_PMAC_PBOOK */
|
|
|
|
static int radeonfb_pci_register (struct pci_dev *pdev,
|
|
const struct pci_device_id *ent)
|
|
{
|
|
struct radeonfb_info *rinfo;
|
|
struct radeon_chip_info *rci = &radeon_chip_info[ent->driver_data];
|
|
u32 tmp;
|
|
|
|
RTRACE("radeonfb_pci_register BEGIN\n");
|
|
|
|
/* Enable device in PCI config */
|
|
if (pci_enable_device(pdev) != 0) {
|
|
printk(KERN_ERR "radeonfb: Cannot enable PCI device\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
rinfo = kmalloc (sizeof (struct radeonfb_info), GFP_KERNEL);
|
|
if (!rinfo) {
|
|
printk ("radeonfb: could not allocate memory\n");
|
|
return -ENODEV;
|
|
}
|
|
|
|
memset (rinfo, 0, sizeof (struct radeonfb_info));
|
|
//info = &rinfo->info;
|
|
rinfo->pdev = pdev;
|
|
strcpy(rinfo->name, rci->name);
|
|
rinfo->arch = rci->arch;
|
|
|
|
/* Set base addrs */
|
|
rinfo->fb_base_phys = pci_resource_start (pdev, 0);
|
|
rinfo->mmio_base_phys = pci_resource_start (pdev, 2);
|
|
|
|
/* request the mem regions */
|
|
if (!request_mem_region (rinfo->fb_base_phys,
|
|
pci_resource_len(pdev, 0), "radeonfb")) {
|
|
printk ("radeonfb: cannot reserve FB region\n");
|
|
kfree (rinfo);
|
|
return -ENODEV;
|
|
}
|
|
|
|
if (!request_mem_region (rinfo->mmio_base_phys,
|
|
pci_resource_len(pdev, 2), "radeonfb")) {
|
|
printk ("radeonfb: cannot reserve MMIO region\n");
|
|
release_mem_region (rinfo->fb_base_phys,
|
|
pci_resource_len(pdev, 0));
|
|
kfree (rinfo);
|
|
return -ENODEV;
|
|
}
|
|
|
|
/* map the regions */
|
|
rinfo->mmio_base = ioremap (rinfo->mmio_base_phys, RADEON_REGSIZE);
|
|
if (!rinfo->mmio_base) {
|
|
printk ("radeonfb: cannot map MMIO\n");
|
|
release_mem_region (rinfo->mmio_base_phys,
|
|
pci_resource_len(pdev, 2));
|
|
release_mem_region (rinfo->fb_base_phys,
|
|
pci_resource_len(pdev, 0));
|
|
kfree (rinfo);
|
|
return -ENODEV;
|
|
}
|
|
|
|
rinfo->chipset = pdev->device;
|
|
|
|
switch (rinfo->arch) {
|
|
case RADEON_R100:
|
|
rinfo->hasCRTC2 = 0;
|
|
break;
|
|
default:
|
|
/* all the rest have it */
|
|
rinfo->hasCRTC2 = 1;
|
|
break;
|
|
}
|
|
#if 0
|
|
if (rinfo->arch == RADEON_M7) {
|
|
/*
|
|
* Noticed some errors in accel with M7, will have to work these out...
|
|
*/
|
|
noaccel = 1;
|
|
}
|
|
#endif
|
|
if (mirror)
|
|
printk("radeonfb: mirroring display to CRT\n");
|
|
|
|
/* framebuffer size */
|
|
tmp = INREG(CONFIG_MEMSIZE);
|
|
|
|
/* mem size is bits [28:0], mask off the rest */
|
|
rinfo->video_ram = tmp & CONFIG_MEMSIZE_MASK;
|
|
|
|
/* ram type */
|
|
tmp = INREG(MEM_SDRAM_MODE_REG);
|
|
switch ((MEM_CFG_TYPE & tmp) >> 30) {
|
|
case 0:
|
|
/* SDR SGRAM (2:1) */
|
|
strcpy(rinfo->ram_type, "SDR SGRAM");
|
|
rinfo->ram.ml = 4;
|
|
rinfo->ram.mb = 4;
|
|
rinfo->ram.trcd = 1;
|
|
rinfo->ram.trp = 2;
|
|
rinfo->ram.twr = 1;
|
|
rinfo->ram.cl = 2;
|
|
rinfo->ram.loop_latency = 16;
|
|
rinfo->ram.rloop = 16;
|
|
|
|
break;
|
|
case 1:
|
|
/* DDR SGRAM */
|
|
strcpy(rinfo->ram_type, "DDR SGRAM");
|
|
rinfo->ram.ml = 4;
|
|
rinfo->ram.mb = 4;
|
|
rinfo->ram.trcd = 3;
|
|
rinfo->ram.trp = 3;
|
|
rinfo->ram.twr = 2;
|
|
rinfo->ram.cl = 3;
|
|
rinfo->ram.tr2w = 1;
|
|
rinfo->ram.loop_latency = 16;
|
|
rinfo->ram.rloop = 16;
|
|
|
|
break;
|
|
default:
|
|
/* 64-bit SDR SGRAM */
|
|
strcpy(rinfo->ram_type, "SDR SGRAM 64");
|
|
rinfo->ram.ml = 4;
|
|
rinfo->ram.mb = 8;
|
|
rinfo->ram.trcd = 3;
|
|
rinfo->ram.trp = 3;
|
|
rinfo->ram.twr = 1;
|
|
rinfo->ram.cl = 3;
|
|
rinfo->ram.tr2w = 1;
|
|
rinfo->ram.loop_latency = 17;
|
|
rinfo->ram.rloop = 17;
|
|
|
|
break;
|
|
}
|
|
|
|
rinfo->bios_seg = radeon_find_rom(rinfo);
|
|
radeon_get_pllinfo(rinfo, rinfo->bios_seg);
|
|
|
|
/*
|
|
* Hack to get around some busted production M6's
|
|
* reporting no ram
|
|
*/
|
|
if (rinfo->video_ram == 0) {
|
|
switch (pdev->device) {
|
|
case PCI_DEVICE_ID_ATI_RADEON_LY:
|
|
case PCI_DEVICE_ID_ATI_RADEON_LZ:
|
|
rinfo->video_ram = 8192 * 1024;
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
}
|
|
|
|
|
|
RTRACE("radeonfb: probed %s %dk videoram\n", (rinfo->ram_type), (rinfo->video_ram/1024));
|
|
|
|
#if !defined(__powerpc__)
|
|
radeon_get_moninfo(rinfo);
|
|
#else
|
|
switch (pdev->device) {
|
|
case PCI_DEVICE_ID_ATI_RADEON_LW:
|
|
case PCI_DEVICE_ID_ATI_RADEON_LX:
|
|
case PCI_DEVICE_ID_ATI_RADEON_LY:
|
|
case PCI_DEVICE_ID_ATI_RADEON_LZ:
|
|
rinfo->dviDisp_type = MT_LCD;
|
|
break;
|
|
default:
|
|
radeon_get_moninfo(rinfo);
|
|
break;
|
|
}
|
|
#endif
|
|
|
|
radeon_get_EDID(rinfo);
|
|
|
|
if ((rinfo->dviDisp_type == MT_DFP) || (rinfo->dviDisp_type == MT_LCD) ||
|
|
(rinfo->crtDisp_type == MT_DFP)) {
|
|
if (!radeon_get_dfpinfo(rinfo)) {
|
|
iounmap(rinfo->mmio_base);
|
|
release_mem_region (rinfo->mmio_base_phys,
|
|
pci_resource_len(pdev, 2));
|
|
release_mem_region (rinfo->fb_base_phys,
|
|
pci_resource_len(pdev, 0));
|
|
kfree (rinfo);
|
|
return -ENODEV;
|
|
}
|
|
}
|
|
|
|
rinfo->fb_base = ioremap (rinfo->fb_base_phys, rinfo->video_ram);
|
|
if (!rinfo->fb_base) {
|
|
printk ("radeonfb: cannot map FB\n");
|
|
iounmap(rinfo->mmio_base);
|
|
release_mem_region (rinfo->mmio_base_phys,
|
|
pci_resource_len(pdev, 2));
|
|
release_mem_region (rinfo->fb_base_phys,
|
|
pci_resource_len(pdev, 0));
|
|
kfree (rinfo);
|
|
return -ENODEV;
|
|
}
|
|
|
|
/* I SHOULD FIX THAT CRAP ! I should probably mimmic XFree DRI
|
|
* driver setup here.
|
|
*
|
|
* On PPC, OF based cards setup the internal memory
|
|
* mapping in strange ways. We change it so that the
|
|
* framebuffer is mapped at 0 and given half of the card's
|
|
* address space (2Gb). AGP is mapped high (0xe0000000) and
|
|
* can use up to 512Mb. Once DRI is fully implemented, we
|
|
* will have to setup the PCI remapper to remap the agp_special_page
|
|
* memory page somewhere between those regions so that the card
|
|
* use a normal PCI bus master cycle to access the ring read ptr.
|
|
* --BenH.
|
|
*/
|
|
#ifdef CONFIG_ALL_PPC
|
|
if (rinfo->hasCRTC2)
|
|
OUTREG(CRTC2_GEN_CNTL,
|
|
(INREG(CRTC2_GEN_CNTL) & ~CRTC2_EN) | CRTC2_DISP_REQ_EN_B);
|
|
OUTREG(CRTC_EXT_CNTL, INREG(CRTC_EXT_CNTL) | CRTC_DISPLAY_DIS);
|
|
OUTREG(MC_FB_LOCATION, 0x7fff0000);
|
|
OUTREG(MC_AGP_LOCATION, 0xffffe000);
|
|
OUTREG(DISPLAY_BASE_ADDR, 0x00000000);
|
|
if (rinfo->hasCRTC2)
|
|
OUTREG(CRTC2_DISPLAY_BASE_ADDR, 0x00000000);
|
|
OUTREG(SRC_OFFSET, 0x00000000);
|
|
OUTREG(DST_OFFSET, 0x00000000);
|
|
mdelay(10);
|
|
OUTREG(CRTC_EXT_CNTL, INREG(CRTC_EXT_CNTL) & ~CRTC_DISPLAY_DIS);
|
|
#endif /* CONFIG_ALL_PPC */
|
|
|
|
/* save current mode regs before we switch into the new one
|
|
* so we can restore this upon __exit
|
|
*/
|
|
radeon_save_state (rinfo, &rinfo->init_state);
|
|
|
|
/* set all the vital stuff */
|
|
radeon_set_fbinfo (rinfo);
|
|
|
|
pci_set_drvdata(pdev, rinfo);
|
|
rinfo->next = board_list;
|
|
board_list = rinfo;
|
|
((struct fb_info *) rinfo)->device = &pdev->dev;
|
|
if (register_framebuffer ((struct fb_info *) rinfo) < 0) {
|
|
printk ("radeonfb: could not register framebuffer\n");
|
|
iounmap(rinfo->fb_base);
|
|
iounmap(rinfo->mmio_base);
|
|
release_mem_region (rinfo->mmio_base_phys,
|
|
pci_resource_len(pdev, 2));
|
|
release_mem_region (rinfo->fb_base_phys,
|
|
pci_resource_len(pdev, 0));
|
|
kfree (rinfo);
|
|
return -ENODEV;
|
|
}
|
|
|
|
#ifdef CONFIG_MTRR
|
|
rinfo->mtrr_hdl = nomtrr ? -1 : mtrr_add(rinfo->fb_base_phys,
|
|
rinfo->video_ram,
|
|
MTRR_TYPE_WRCOMB, 1);
|
|
#endif
|
|
|
|
#ifdef CONFIG_PMAC_BACKLIGHT
|
|
if (rinfo->dviDisp_type == MT_LCD)
|
|
register_backlight_controller(&radeon_backlight_controller,
|
|
rinfo, "ati");
|
|
#endif
|
|
|
|
#ifdef CONFIG_PMAC_PBOOK
|
|
if (rinfo->dviDisp_type == MT_LCD) {
|
|
rinfo->pm_reg = pci_find_capability(pdev, PCI_CAP_ID_PM);
|
|
pmu_register_sleep_notifier(&radeon_sleep_notifier);
|
|
}
|
|
#endif
|
|
|
|
printk ("radeonfb: ATI Radeon %s %s %d MB\n", rinfo->name, rinfo->ram_type,
|
|
(rinfo->video_ram/(1024*1024)));
|
|
|
|
if (rinfo->hasCRTC2) {
|
|
printk("radeonfb: DVI port %s monitor connected\n",
|
|
GET_MON_NAME(rinfo->dviDisp_type));
|
|
printk("radeonfb: CRT port %s monitor connected\n",
|
|
GET_MON_NAME(rinfo->crtDisp_type));
|
|
} else {
|
|
printk("radeonfb: CRT port %s monitor connected\n",
|
|
GET_MON_NAME(rinfo->crtDisp_type));
|
|
}
|
|
|
|
RTRACE("radeonfb_pci_register END\n");
|
|
|
|
return 0;
|
|
}
|
|
|
|
|
|
|
|
static void __devexit radeonfb_pci_unregister (struct pci_dev *pdev)
|
|
{
|
|
struct radeonfb_info *rinfo = pci_get_drvdata(pdev);
|
|
|
|
if (!rinfo)
|
|
return;
|
|
|
|
/* restore original state
|
|
*
|
|
* Doesn't quite work yet, possibly because of the PPC hacking
|
|
* I do on startup, disable for now. --BenH
|
|
*/
|
|
radeon_write_mode (rinfo, &rinfo->init_state);
|
|
|
|
#ifdef CONFIG_MTRR
|
|
if (rinfo->mtrr_hdl >= 0)
|
|
mtrr_del(rinfo->mtrr_hdl, 0, 0);
|
|
#endif
|
|
|
|
unregister_framebuffer ((struct fb_info *) rinfo);
|
|
|
|
iounmap(rinfo->mmio_base);
|
|
iounmap(rinfo->fb_base);
|
|
|
|
release_mem_region (rinfo->mmio_base_phys,
|
|
pci_resource_len(pdev, 2));
|
|
release_mem_region (rinfo->fb_base_phys,
|
|
pci_resource_len(pdev, 0));
|
|
|
|
kfree (rinfo);
|
|
}
|
|
|
|
|
|
static struct pci_driver radeonfb_driver = {
|
|
.name = "radeonfb",
|
|
.id_table = radeonfb_pci_table,
|
|
.probe = radeonfb_pci_register,
|
|
.remove = __devexit_p(radeonfb_pci_unregister),
|
|
};
|
|
|
|
#ifndef MODULE
|
|
static int __init radeonfb_old_setup (char *options)
|
|
{
|
|
char *this_opt;
|
|
|
|
if (!options || !*options)
|
|
return 0;
|
|
|
|
while ((this_opt = strsep (&options, ",")) != NULL) {
|
|
if (!*this_opt)
|
|
continue;
|
|
if (!strncmp(this_opt, "noaccel", 7)) {
|
|
noaccel = 1;
|
|
} else if (!strncmp(this_opt, "mirror", 6)) {
|
|
mirror = 1;
|
|
} else if (!strncmp(this_opt, "dfp", 3)) {
|
|
force_dfp = 1;
|
|
} else if (!strncmp(this_opt, "panel_yres:", 11)) {
|
|
panel_yres = simple_strtoul((this_opt+11), NULL, 0);
|
|
} else if (!strncmp(this_opt, "nomtrr", 6)) {
|
|
nomtrr = 1;
|
|
} else
|
|
mode_option = this_opt;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
#endif /* MODULE */
|
|
|
|
static int __init radeonfb_old_init (void)
|
|
{
|
|
#ifndef MODULE
|
|
char *option = NULL;
|
|
|
|
if (fb_get_options("radeonfb_old", &option))
|
|
return -ENODEV;
|
|
radeonfb_old_setup(option);
|
|
#endif
|
|
return pci_register_driver (&radeonfb_driver);
|
|
}
|
|
|
|
|
|
static void __exit radeonfb_old_exit (void)
|
|
{
|
|
pci_unregister_driver (&radeonfb_driver);
|
|
}
|
|
|
|
module_init(radeonfb_old_init);
|
|
module_exit(radeonfb_old_exit);
|
|
|
|
|
|
MODULE_AUTHOR("Ani Joshi");
|
|
MODULE_DESCRIPTION("framebuffer driver for ATI Radeon chipset");
|
|
MODULE_LICENSE("GPL");
|