218 lines
5.1 KiB
C
218 lines
5.1 KiB
C
#ifndef _ASM_X86_IO_APIC_H
|
|
#define _ASM_X86_IO_APIC_H
|
|
|
|
#include <linux/types.h>
|
|
#include <asm/mpspec.h>
|
|
#include <asm/apicdef.h>
|
|
#include <asm/irq_vectors.h>
|
|
|
|
/*
|
|
* Intel IO-APIC support for SMP and UP systems.
|
|
*
|
|
* Copyright (C) 1997, 1998, 1999, 2000 Ingo Molnar
|
|
*/
|
|
|
|
/* I/O Unit Redirection Table */
|
|
#define IO_APIC_REDIR_VECTOR_MASK 0x000FF
|
|
#define IO_APIC_REDIR_DEST_LOGICAL 0x00800
|
|
#define IO_APIC_REDIR_DEST_PHYSICAL 0x00000
|
|
#define IO_APIC_REDIR_SEND_PENDING (1 << 12)
|
|
#define IO_APIC_REDIR_REMOTE_IRR (1 << 14)
|
|
#define IO_APIC_REDIR_LEVEL_TRIGGER (1 << 15)
|
|
#define IO_APIC_REDIR_MASKED (1 << 16)
|
|
|
|
struct io_apic_ops {
|
|
void (*init) (void);
|
|
unsigned int (*read) (unsigned int apic, unsigned int reg);
|
|
void (*write) (unsigned int apic, unsigned int reg, unsigned int value);
|
|
void (*modify)(unsigned int apic, unsigned int reg, unsigned int value);
|
|
};
|
|
|
|
void __init set_io_apic_ops(const struct io_apic_ops *);
|
|
|
|
/*
|
|
* The structure of the IO-APIC:
|
|
*/
|
|
union IO_APIC_reg_00 {
|
|
u32 raw;
|
|
struct {
|
|
u32 __reserved_2 : 14,
|
|
LTS : 1,
|
|
delivery_type : 1,
|
|
__reserved_1 : 8,
|
|
ID : 8;
|
|
} __attribute__ ((packed)) bits;
|
|
};
|
|
|
|
union IO_APIC_reg_01 {
|
|
u32 raw;
|
|
struct {
|
|
u32 version : 8,
|
|
__reserved_2 : 7,
|
|
PRQ : 1,
|
|
entries : 8,
|
|
__reserved_1 : 8;
|
|
} __attribute__ ((packed)) bits;
|
|
};
|
|
|
|
union IO_APIC_reg_02 {
|
|
u32 raw;
|
|
struct {
|
|
u32 __reserved_2 : 24,
|
|
arbitration : 4,
|
|
__reserved_1 : 4;
|
|
} __attribute__ ((packed)) bits;
|
|
};
|
|
|
|
union IO_APIC_reg_03 {
|
|
u32 raw;
|
|
struct {
|
|
u32 boot_DT : 1,
|
|
__reserved_1 : 31;
|
|
} __attribute__ ((packed)) bits;
|
|
};
|
|
|
|
struct IO_APIC_route_entry {
|
|
__u32 vector : 8,
|
|
delivery_mode : 3, /* 000: FIXED
|
|
* 001: lowest prio
|
|
* 111: ExtINT
|
|
*/
|
|
dest_mode : 1, /* 0: physical, 1: logical */
|
|
delivery_status : 1,
|
|
polarity : 1,
|
|
irr : 1,
|
|
trigger : 1, /* 0: edge, 1: level */
|
|
mask : 1, /* 0: enabled, 1: disabled */
|
|
__reserved_2 : 15;
|
|
|
|
__u32 __reserved_3 : 24,
|
|
dest : 8;
|
|
} __attribute__ ((packed));
|
|
|
|
struct IR_IO_APIC_route_entry {
|
|
__u64 vector : 8,
|
|
zero : 3,
|
|
index2 : 1,
|
|
delivery_status : 1,
|
|
polarity : 1,
|
|
irr : 1,
|
|
trigger : 1,
|
|
mask : 1,
|
|
reserved : 31,
|
|
format : 1,
|
|
index : 15;
|
|
} __attribute__ ((packed));
|
|
|
|
#define IOAPIC_AUTO -1
|
|
#define IOAPIC_EDGE 0
|
|
#define IOAPIC_LEVEL 1
|
|
|
|
#ifdef CONFIG_X86_IO_APIC
|
|
|
|
/*
|
|
* # of IO-APICs and # of IRQ routing registers
|
|
*/
|
|
extern int nr_ioapics;
|
|
|
|
extern int mpc_ioapic_id(int ioapic);
|
|
extern unsigned int mpc_ioapic_addr(int ioapic);
|
|
extern struct mp_ioapic_gsi *mp_ioapic_gsi_routing(int ioapic);
|
|
|
|
#define MP_MAX_IOAPIC_PIN 127
|
|
|
|
/* # of MP IRQ source entries */
|
|
extern int mp_irq_entries;
|
|
|
|
/* MP IRQ source entries */
|
|
extern struct mpc_intsrc mp_irqs[MAX_IRQ_SOURCES];
|
|
|
|
/* non-0 if default (table-less) MP configuration */
|
|
extern int mpc_default_type;
|
|
|
|
/* Older SiS APIC requires we rewrite the index register */
|
|
extern int sis_apic_bug;
|
|
|
|
/* 1 if "noapic" boot option passed */
|
|
extern int skip_ioapic_setup;
|
|
|
|
/* 1 if "noapic" boot option passed */
|
|
extern int noioapicquirk;
|
|
|
|
/* -1 if "noapic" boot option passed */
|
|
extern int noioapicreroute;
|
|
|
|
/* 1 if the timer IRQ uses the '8259A Virtual Wire' mode */
|
|
extern int timer_through_8259;
|
|
|
|
/*
|
|
* If we use the IO-APIC for IRQ routing, disable automatic
|
|
* assignment of PCI IRQ's.
|
|
*/
|
|
#define io_apic_assign_pci_irqs \
|
|
(mp_irq_entries && !skip_ioapic_setup && io_apic_irqs)
|
|
|
|
struct io_apic_irq_attr;
|
|
extern int io_apic_set_pci_routing(struct device *dev, int irq,
|
|
struct io_apic_irq_attr *irq_attr);
|
|
void setup_IO_APIC_irq_extra(u32 gsi);
|
|
extern void ioapic_and_gsi_init(void);
|
|
extern void ioapic_insert_resources(void);
|
|
|
|
int io_apic_setup_irq_pin_once(unsigned int irq, int node, struct io_apic_irq_attr *attr);
|
|
|
|
extern int save_ioapic_entries(void);
|
|
extern void mask_ioapic_entries(void);
|
|
extern int restore_ioapic_entries(void);
|
|
|
|
extern int get_nr_irqs_gsi(void);
|
|
|
|
extern void setup_ioapic_ids_from_mpc(void);
|
|
extern void setup_ioapic_ids_from_mpc_nocheck(void);
|
|
|
|
struct mp_ioapic_gsi{
|
|
u32 gsi_base;
|
|
u32 gsi_end;
|
|
};
|
|
extern struct mp_ioapic_gsi mp_gsi_routing[];
|
|
extern u32 gsi_top;
|
|
int mp_find_ioapic(u32 gsi);
|
|
int mp_find_ioapic_pin(int ioapic, u32 gsi);
|
|
void __init mp_register_ioapic(int id, u32 address, u32 gsi_base);
|
|
extern void __init pre_init_apic_IRQ0(void);
|
|
|
|
extern void mp_save_irq(struct mpc_intsrc *m);
|
|
|
|
extern void disable_ioapic_support(void);
|
|
|
|
#else /* !CONFIG_X86_IO_APIC */
|
|
|
|
#define io_apic_assign_pci_irqs 0
|
|
#define setup_ioapic_ids_from_mpc x86_init_noop
|
|
static const int timer_through_8259 = 0;
|
|
static inline void ioapic_and_gsi_init(void) { }
|
|
static inline void ioapic_insert_resources(void) { }
|
|
#define gsi_top (NR_IRQS_LEGACY)
|
|
static inline int mp_find_ioapic(u32 gsi) { return 0; }
|
|
|
|
struct io_apic_irq_attr;
|
|
static inline int io_apic_set_pci_routing(struct device *dev, int irq,
|
|
struct io_apic_irq_attr *irq_attr) { return 0; }
|
|
|
|
static inline int save_ioapic_entries(void)
|
|
{
|
|
return -ENOMEM;
|
|
}
|
|
|
|
static inline void mask_ioapic_entries(void) { }
|
|
static inline int restore_ioapic_entries(void)
|
|
{
|
|
return -ENOMEM;
|
|
}
|
|
|
|
static inline void mp_save_irq(struct mpc_intsrc *m) { };
|
|
static inline void disable_ioapic_support(void) { }
|
|
#endif
|
|
|
|
#endif /* _ASM_X86_IO_APIC_H */
|