869 lines
27 KiB
C
869 lines
27 KiB
C
/*
|
|
* Copyright (c) 2008-2011 Atheros Communications Inc.
|
|
*
|
|
* Permission to use, copy, modify, and/or distribute this software for any
|
|
* purpose with or without fee is hereby granted, provided that the above
|
|
* copyright notice and this permission notice appear in all copies.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES
|
|
* WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF
|
|
* MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR
|
|
* ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES
|
|
* WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN
|
|
* ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF
|
|
* OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.
|
|
*/
|
|
|
|
#include "hw.h"
|
|
#include "ar9003_mac.h"
|
|
#include "ar9003_2p2_initvals.h"
|
|
#include "ar9485_initvals.h"
|
|
#include "ar9340_initvals.h"
|
|
#include "ar9330_1p1_initvals.h"
|
|
#include "ar9330_1p2_initvals.h"
|
|
#include "ar9580_1p0_initvals.h"
|
|
#include "ar9462_1p0_initvals.h"
|
|
#include "ar9462_2p0_initvals.h"
|
|
|
|
/* General hardware code for the AR9003 hadware family */
|
|
|
|
/*
|
|
* The AR9003 family uses a new INI format (pre, core, post
|
|
* arrays per subsystem). This provides support for the
|
|
* AR9003 2.2 chipsets.
|
|
*/
|
|
static void ar9003_hw_init_mode_regs(struct ath_hw *ah)
|
|
{
|
|
#define PCIE_PLL_ON_CREQ_DIS_L1_2P0 \
|
|
ar9462_pciephy_pll_on_clkreq_disable_L1_2p0
|
|
|
|
#define AR9462_BB_CTX_COEFJ(x) \
|
|
ar9462_##x##_baseband_core_txfir_coeff_japan_2484
|
|
|
|
#define AR9462_BBC_TXIFR_COEFFJ \
|
|
ar9462_2p0_baseband_core_txfir_coeff_japan_2484
|
|
if (AR_SREV_9330_11(ah)) {
|
|
/* mac */
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE],
|
|
ar9331_1p1_mac_core,
|
|
ARRAY_SIZE(ar9331_1p1_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9331_1p1_mac_postamble,
|
|
ARRAY_SIZE(ar9331_1p1_mac_postamble), 5);
|
|
|
|
/* bb */
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9331_1p1_baseband_core,
|
|
ARRAY_SIZE(ar9331_1p1_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9331_1p1_baseband_postamble,
|
|
ARRAY_SIZE(ar9331_1p1_baseband_postamble), 5);
|
|
|
|
/* radio */
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9331_1p1_radio_core,
|
|
ARRAY_SIZE(ar9331_1p1_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST], NULL, 0, 0);
|
|
|
|
/* soc */
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9331_1p1_soc_preamble,
|
|
ARRAY_SIZE(ar9331_1p1_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9331_1p1_soc_postamble,
|
|
ARRAY_SIZE(ar9331_1p1_soc_postamble), 2);
|
|
|
|
/* rx/tx gain */
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9331_common_rx_gain_1p1,
|
|
ARRAY_SIZE(ar9331_common_rx_gain_1p1), 2);
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_lowest_ob_db_tx_gain_1p1,
|
|
ARRAY_SIZE(ar9331_modes_lowest_ob_db_tx_gain_1p1),
|
|
5);
|
|
|
|
/* additional clock settings */
|
|
if (ah->is_clk_25mhz)
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9331_1p1_xtal_25M,
|
|
ARRAY_SIZE(ar9331_1p1_xtal_25M), 2);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9331_1p1_xtal_40M,
|
|
ARRAY_SIZE(ar9331_1p1_xtal_40M), 2);
|
|
} else if (AR_SREV_9330_12(ah)) {
|
|
/* mac */
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE],
|
|
ar9331_1p2_mac_core,
|
|
ARRAY_SIZE(ar9331_1p2_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9331_1p2_mac_postamble,
|
|
ARRAY_SIZE(ar9331_1p2_mac_postamble), 5);
|
|
|
|
/* bb */
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9331_1p2_baseband_core,
|
|
ARRAY_SIZE(ar9331_1p2_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9331_1p2_baseband_postamble,
|
|
ARRAY_SIZE(ar9331_1p2_baseband_postamble), 5);
|
|
|
|
/* radio */
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9331_1p2_radio_core,
|
|
ARRAY_SIZE(ar9331_1p2_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST], NULL, 0, 0);
|
|
|
|
/* soc */
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9331_1p2_soc_preamble,
|
|
ARRAY_SIZE(ar9331_1p2_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9331_1p2_soc_postamble,
|
|
ARRAY_SIZE(ar9331_1p2_soc_postamble), 2);
|
|
|
|
/* rx/tx gain */
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9331_common_rx_gain_1p2,
|
|
ARRAY_SIZE(ar9331_common_rx_gain_1p2), 2);
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_lowest_ob_db_tx_gain_1p2,
|
|
ARRAY_SIZE(ar9331_modes_lowest_ob_db_tx_gain_1p2),
|
|
5);
|
|
|
|
/* additional clock settings */
|
|
if (ah->is_clk_25mhz)
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9331_1p2_xtal_25M,
|
|
ARRAY_SIZE(ar9331_1p2_xtal_25M), 2);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9331_1p2_xtal_40M,
|
|
ARRAY_SIZE(ar9331_1p2_xtal_40M), 2);
|
|
} else if (AR_SREV_9340(ah)) {
|
|
/* mac */
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE],
|
|
ar9340_1p0_mac_core,
|
|
ARRAY_SIZE(ar9340_1p0_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9340_1p0_mac_postamble,
|
|
ARRAY_SIZE(ar9340_1p0_mac_postamble), 5);
|
|
|
|
/* bb */
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9340_1p0_baseband_core,
|
|
ARRAY_SIZE(ar9340_1p0_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9340_1p0_baseband_postamble,
|
|
ARRAY_SIZE(ar9340_1p0_baseband_postamble), 5);
|
|
|
|
/* radio */
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9340_1p0_radio_core,
|
|
ARRAY_SIZE(ar9340_1p0_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST],
|
|
ar9340_1p0_radio_postamble,
|
|
ARRAY_SIZE(ar9340_1p0_radio_postamble), 5);
|
|
|
|
/* soc */
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9340_1p0_soc_preamble,
|
|
ARRAY_SIZE(ar9340_1p0_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9340_1p0_soc_postamble,
|
|
ARRAY_SIZE(ar9340_1p0_soc_postamble), 5);
|
|
|
|
/* rx/tx gain */
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9340Common_wo_xlna_rx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9340Common_wo_xlna_rx_gain_table_1p0),
|
|
5);
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9340Modes_high_ob_db_tx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9340Modes_high_ob_db_tx_gain_table_1p0),
|
|
5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9340Modes_fast_clock_1p0,
|
|
ARRAY_SIZE(ar9340Modes_fast_clock_1p0),
|
|
3);
|
|
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional_40M,
|
|
ar9340_1p0_radio_core_40M,
|
|
ARRAY_SIZE(ar9340_1p0_radio_core_40M),
|
|
2);
|
|
} else if (AR_SREV_9485_11(ah)) {
|
|
/* mac */
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE],
|
|
ar9485_1_1_mac_core,
|
|
ARRAY_SIZE(ar9485_1_1_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9485_1_1_mac_postamble,
|
|
ARRAY_SIZE(ar9485_1_1_mac_postamble), 5);
|
|
|
|
/* bb */
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], ar9485_1_1,
|
|
ARRAY_SIZE(ar9485_1_1), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9485_1_1_baseband_core,
|
|
ARRAY_SIZE(ar9485_1_1_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9485_1_1_baseband_postamble,
|
|
ARRAY_SIZE(ar9485_1_1_baseband_postamble), 5);
|
|
|
|
/* radio */
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9485_1_1_radio_core,
|
|
ARRAY_SIZE(ar9485_1_1_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST],
|
|
ar9485_1_1_radio_postamble,
|
|
ARRAY_SIZE(ar9485_1_1_radio_postamble), 2);
|
|
|
|
/* soc */
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9485_1_1_soc_preamble,
|
|
ARRAY_SIZE(ar9485_1_1_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST], NULL, 0, 0);
|
|
|
|
/* rx/tx gain */
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9485Common_wo_xlna_rx_gain_1_1,
|
|
ARRAY_SIZE(ar9485Common_wo_xlna_rx_gain_1_1), 2);
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9485_modes_lowest_ob_db_tx_gain_1_1,
|
|
ARRAY_SIZE(ar9485_modes_lowest_ob_db_tx_gain_1_1),
|
|
5);
|
|
|
|
/* Load PCIE SERDES settings from INI */
|
|
|
|
/* Awake Setting */
|
|
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdes,
|
|
ar9485_1_1_pcie_phy_clkreq_disable_L1,
|
|
ARRAY_SIZE(ar9485_1_1_pcie_phy_clkreq_disable_L1),
|
|
2);
|
|
|
|
/* Sleep Setting */
|
|
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdesLowPower,
|
|
ar9485_1_1_pcie_phy_clkreq_disable_L1,
|
|
ARRAY_SIZE(ar9485_1_1_pcie_phy_clkreq_disable_L1),
|
|
2);
|
|
} else if (AR_SREV_9462_10(ah)) {
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE], ar9462_1p0_mac_core,
|
|
ARRAY_SIZE(ar9462_1p0_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9462_1p0_mac_postamble,
|
|
ARRAY_SIZE(ar9462_1p0_mac_postamble),
|
|
5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9462_1p0_baseband_core,
|
|
ARRAY_SIZE(ar9462_1p0_baseband_core),
|
|
2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9462_1p0_baseband_postamble,
|
|
ARRAY_SIZE(ar9462_1p0_baseband_postamble), 5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9462_1p0_radio_core,
|
|
ARRAY_SIZE(ar9462_1p0_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST],
|
|
ar9462_1p0_radio_postamble,
|
|
ARRAY_SIZE(ar9462_1p0_radio_postamble), 5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9462_1p0_soc_preamble,
|
|
ARRAY_SIZE(ar9462_1p0_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9462_1p0_soc_postamble,
|
|
ARRAY_SIZE(ar9462_1p0_soc_postamble), 5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9462_common_rx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9462_common_rx_gain_table_1p0), 2);
|
|
|
|
/* Awake -> Sleep Setting */
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdes,
|
|
ar9462_pcie_phy_clkreq_disable_L1_1p0,
|
|
ARRAY_SIZE(ar9462_pcie_phy_clkreq_disable_L1_1p0),
|
|
2);
|
|
|
|
/* Sleep -> Awake Setting */
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdesLowPower,
|
|
ar9462_pcie_phy_clkreq_disable_L1_1p0,
|
|
ARRAY_SIZE(ar9462_pcie_phy_clkreq_disable_L1_1p0),
|
|
2);
|
|
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9462_modes_fast_clock_1p0,
|
|
ARRAY_SIZE(ar9462_modes_fast_clock_1p0), 3);
|
|
INIT_INI_ARRAY(&ah->iniCckfirJapan2484,
|
|
AR9462_BB_CTX_COEFJ(1p0),
|
|
ARRAY_SIZE(AR9462_BB_CTX_COEFJ(1p0)), 2);
|
|
|
|
} else if (AR_SREV_9462_20(ah)) {
|
|
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE], ar9462_2p0_mac_core,
|
|
ARRAY_SIZE(ar9462_2p0_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9462_2p0_mac_postamble,
|
|
ARRAY_SIZE(ar9462_2p0_mac_postamble), 5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9462_2p0_baseband_core,
|
|
ARRAY_SIZE(ar9462_2p0_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9462_2p0_baseband_postamble,
|
|
ARRAY_SIZE(ar9462_2p0_baseband_postamble), 5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9462_2p0_radio_core,
|
|
ARRAY_SIZE(ar9462_2p0_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST],
|
|
ar9462_2p0_radio_postamble,
|
|
ARRAY_SIZE(ar9462_2p0_radio_postamble), 5);
|
|
INIT_INI_ARRAY(&ah->ini_radio_post_sys2ant,
|
|
ar9462_2p0_radio_postamble_sys2ant,
|
|
ARRAY_SIZE(ar9462_2p0_radio_postamble_sys2ant),
|
|
5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9462_2p0_soc_preamble,
|
|
ARRAY_SIZE(ar9462_2p0_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9462_2p0_soc_postamble,
|
|
ARRAY_SIZE(ar9462_2p0_soc_postamble), 5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9462_common_rx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9462_common_rx_gain_table_2p0), 2);
|
|
|
|
INIT_INI_ARRAY(&ah->ini_BTCOEX_MAX_TXPWR,
|
|
ar9462_2p0_BTCOEX_MAX_TXPWR_table,
|
|
ARRAY_SIZE(ar9462_2p0_BTCOEX_MAX_TXPWR_table),
|
|
2);
|
|
|
|
/* Awake -> Sleep Setting */
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdes,
|
|
PCIE_PLL_ON_CREQ_DIS_L1_2P0,
|
|
ARRAY_SIZE(PCIE_PLL_ON_CREQ_DIS_L1_2P0),
|
|
2);
|
|
/* Sleep -> Awake Setting */
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdesLowPower,
|
|
PCIE_PLL_ON_CREQ_DIS_L1_2P0,
|
|
ARRAY_SIZE(PCIE_PLL_ON_CREQ_DIS_L1_2P0),
|
|
2);
|
|
|
|
/* Fast clock modal settings */
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9462_modes_fast_clock_2p0,
|
|
ARRAY_SIZE(ar9462_modes_fast_clock_2p0), 3);
|
|
|
|
INIT_INI_ARRAY(&ah->iniCckfirJapan2484,
|
|
AR9462_BB_CTX_COEFJ(2p0),
|
|
ARRAY_SIZE(AR9462_BB_CTX_COEFJ(2p0)), 2);
|
|
|
|
INIT_INI_ARRAY(&ah->ini_japan2484, AR9462_BBC_TXIFR_COEFFJ,
|
|
ARRAY_SIZE(AR9462_BBC_TXIFR_COEFFJ), 2);
|
|
|
|
} else if (AR_SREV_9580(ah)) {
|
|
/* mac */
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE],
|
|
ar9580_1p0_mac_core,
|
|
ARRAY_SIZE(ar9580_1p0_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9580_1p0_mac_postamble,
|
|
ARRAY_SIZE(ar9580_1p0_mac_postamble), 5);
|
|
|
|
/* bb */
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9580_1p0_baseband_core,
|
|
ARRAY_SIZE(ar9580_1p0_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9580_1p0_baseband_postamble,
|
|
ARRAY_SIZE(ar9580_1p0_baseband_postamble), 5);
|
|
|
|
/* radio */
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9580_1p0_radio_core,
|
|
ARRAY_SIZE(ar9580_1p0_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST],
|
|
ar9580_1p0_radio_postamble,
|
|
ARRAY_SIZE(ar9580_1p0_radio_postamble), 5);
|
|
|
|
/* soc */
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9580_1p0_soc_preamble,
|
|
ARRAY_SIZE(ar9580_1p0_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9580_1p0_soc_postamble,
|
|
ARRAY_SIZE(ar9580_1p0_soc_postamble), 5);
|
|
|
|
/* rx/tx gain */
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9580_1p0_rx_gain_table,
|
|
ARRAY_SIZE(ar9580_1p0_rx_gain_table), 2);
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9580_1p0_low_ob_db_tx_gain_table,
|
|
ARRAY_SIZE(ar9580_1p0_low_ob_db_tx_gain_table),
|
|
5);
|
|
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9580_1p0_modes_fast_clock,
|
|
ARRAY_SIZE(ar9580_1p0_modes_fast_clock),
|
|
3);
|
|
} else {
|
|
/* mac */
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_CORE],
|
|
ar9300_2p2_mac_core,
|
|
ARRAY_SIZE(ar9300_2p2_mac_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniMac[ATH_INI_POST],
|
|
ar9300_2p2_mac_postamble,
|
|
ARRAY_SIZE(ar9300_2p2_mac_postamble), 5);
|
|
|
|
/* bb */
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_CORE],
|
|
ar9300_2p2_baseband_core,
|
|
ARRAY_SIZE(ar9300_2p2_baseband_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniBB[ATH_INI_POST],
|
|
ar9300_2p2_baseband_postamble,
|
|
ARRAY_SIZE(ar9300_2p2_baseband_postamble), 5);
|
|
|
|
/* radio */
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_PRE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_CORE],
|
|
ar9300_2p2_radio_core,
|
|
ARRAY_SIZE(ar9300_2p2_radio_core), 2);
|
|
INIT_INI_ARRAY(&ah->iniRadio[ATH_INI_POST],
|
|
ar9300_2p2_radio_postamble,
|
|
ARRAY_SIZE(ar9300_2p2_radio_postamble), 5);
|
|
|
|
/* soc */
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_PRE],
|
|
ar9300_2p2_soc_preamble,
|
|
ARRAY_SIZE(ar9300_2p2_soc_preamble), 2);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_CORE], NULL, 0, 0);
|
|
INIT_INI_ARRAY(&ah->iniSOC[ATH_INI_POST],
|
|
ar9300_2p2_soc_postamble,
|
|
ARRAY_SIZE(ar9300_2p2_soc_postamble), 5);
|
|
|
|
/* rx/tx gain */
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_rx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Common_rx_gain_table_2p2), 2);
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_lowest_ob_db_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_lowest_ob_db_tx_gain_table_2p2),
|
|
5);
|
|
|
|
/* Load PCIE SERDES settings from INI */
|
|
|
|
/* Awake Setting */
|
|
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdes,
|
|
ar9300PciePhy_pll_on_clkreq_disable_L1_2p2,
|
|
ARRAY_SIZE(ar9300PciePhy_pll_on_clkreq_disable_L1_2p2),
|
|
2);
|
|
|
|
/* Sleep Setting */
|
|
|
|
INIT_INI_ARRAY(&ah->iniPcieSerdesLowPower,
|
|
ar9300PciePhy_pll_on_clkreq_disable_L1_2p2,
|
|
ARRAY_SIZE(ar9300PciePhy_pll_on_clkreq_disable_L1_2p2),
|
|
2);
|
|
|
|
/* Fast clock modal settings */
|
|
INIT_INI_ARRAY(&ah->iniModesAdditional,
|
|
ar9300Modes_fast_clock_2p2,
|
|
ARRAY_SIZE(ar9300Modes_fast_clock_2p2),
|
|
3);
|
|
}
|
|
}
|
|
|
|
static void ar9003_tx_gain_table_mode0(struct ath_hw *ah)
|
|
{
|
|
if (AR_SREV_9330_12(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_lowest_ob_db_tx_gain_1p2,
|
|
ARRAY_SIZE(ar9331_modes_lowest_ob_db_tx_gain_1p2),
|
|
5);
|
|
else if (AR_SREV_9330_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_lowest_ob_db_tx_gain_1p1,
|
|
ARRAY_SIZE(ar9331_modes_lowest_ob_db_tx_gain_1p1),
|
|
5);
|
|
else if (AR_SREV_9340(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9340Modes_lowest_ob_db_tx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9340Modes_lowest_ob_db_tx_gain_table_1p0),
|
|
5);
|
|
else if (AR_SREV_9485_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9485_modes_lowest_ob_db_tx_gain_1_1,
|
|
ARRAY_SIZE(ar9485_modes_lowest_ob_db_tx_gain_1_1),
|
|
5);
|
|
else if (AR_SREV_9580(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9580_1p0_lowest_ob_db_tx_gain_table,
|
|
ARRAY_SIZE(ar9580_1p0_lowest_ob_db_tx_gain_table),
|
|
5);
|
|
else if (AR_SREV_9462_10(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9462_modes_low_ob_db_tx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9462_modes_low_ob_db_tx_gain_table_1p0),
|
|
5);
|
|
else if (AR_SREV_9462_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9462_modes_low_ob_db_tx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9462_modes_low_ob_db_tx_gain_table_2p0),
|
|
5);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_lowest_ob_db_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_lowest_ob_db_tx_gain_table_2p2),
|
|
5);
|
|
}
|
|
|
|
static void ar9003_tx_gain_table_mode1(struct ath_hw *ah)
|
|
{
|
|
if (AR_SREV_9330_12(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_high_ob_db_tx_gain_1p2,
|
|
ARRAY_SIZE(ar9331_modes_high_ob_db_tx_gain_1p2),
|
|
5);
|
|
else if (AR_SREV_9330_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_high_ob_db_tx_gain_1p1,
|
|
ARRAY_SIZE(ar9331_modes_high_ob_db_tx_gain_1p1),
|
|
5);
|
|
else if (AR_SREV_9340(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9340Modes_lowest_ob_db_tx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9340Modes_lowest_ob_db_tx_gain_table_1p0),
|
|
5);
|
|
else if (AR_SREV_9485_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9485Modes_high_ob_db_tx_gain_1_1,
|
|
ARRAY_SIZE(ar9485Modes_high_ob_db_tx_gain_1_1),
|
|
5);
|
|
else if (AR_SREV_9580(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9580_1p0_high_ob_db_tx_gain_table,
|
|
ARRAY_SIZE(ar9580_1p0_high_ob_db_tx_gain_table),
|
|
5);
|
|
else if (AR_SREV_9462_10(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9462_modes_high_ob_db_tx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9462_modes_high_ob_db_tx_gain_table_1p0),
|
|
5);
|
|
else if (AR_SREV_9462_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9462_modes_high_ob_db_tx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9462_modes_high_ob_db_tx_gain_table_2p0),
|
|
5);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_high_ob_db_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_high_ob_db_tx_gain_table_2p2),
|
|
5);
|
|
}
|
|
|
|
static void ar9003_tx_gain_table_mode2(struct ath_hw *ah)
|
|
{
|
|
if (AR_SREV_9330_12(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_low_ob_db_tx_gain_1p2,
|
|
ARRAY_SIZE(ar9331_modes_low_ob_db_tx_gain_1p2),
|
|
5);
|
|
else if (AR_SREV_9330_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_low_ob_db_tx_gain_1p1,
|
|
ARRAY_SIZE(ar9331_modes_low_ob_db_tx_gain_1p1),
|
|
5);
|
|
else if (AR_SREV_9340(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9340Modes_lowest_ob_db_tx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9340Modes_lowest_ob_db_tx_gain_table_1p0),
|
|
5);
|
|
else if (AR_SREV_9485_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9485Modes_low_ob_db_tx_gain_1_1,
|
|
ARRAY_SIZE(ar9485Modes_low_ob_db_tx_gain_1_1),
|
|
5);
|
|
else if (AR_SREV_9580(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9580_1p0_low_ob_db_tx_gain_table,
|
|
ARRAY_SIZE(ar9580_1p0_low_ob_db_tx_gain_table),
|
|
5);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_low_ob_db_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_low_ob_db_tx_gain_table_2p2),
|
|
5);
|
|
}
|
|
|
|
static void ar9003_tx_gain_table_mode3(struct ath_hw *ah)
|
|
{
|
|
if (AR_SREV_9330_12(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_high_power_tx_gain_1p2,
|
|
ARRAY_SIZE(ar9331_modes_high_power_tx_gain_1p2),
|
|
5);
|
|
else if (AR_SREV_9330_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9331_modes_high_power_tx_gain_1p1,
|
|
ARRAY_SIZE(ar9331_modes_high_power_tx_gain_1p1),
|
|
5);
|
|
else if (AR_SREV_9340(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9340Modes_lowest_ob_db_tx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9340Modes_lowest_ob_db_tx_gain_table_1p0),
|
|
5);
|
|
else if (AR_SREV_9485_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9485Modes_high_power_tx_gain_1_1,
|
|
ARRAY_SIZE(ar9485Modes_high_power_tx_gain_1_1),
|
|
5);
|
|
else if (AR_SREV_9580(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9580_1p0_high_power_tx_gain_table,
|
|
ARRAY_SIZE(ar9580_1p0_high_power_tx_gain_table),
|
|
5);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesTxGain,
|
|
ar9300Modes_high_power_tx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Modes_high_power_tx_gain_table_2p2),
|
|
5);
|
|
}
|
|
|
|
static void ar9003_tx_gain_table_apply(struct ath_hw *ah)
|
|
{
|
|
switch (ar9003_hw_get_tx_gain_idx(ah)) {
|
|
case 0:
|
|
default:
|
|
ar9003_tx_gain_table_mode0(ah);
|
|
break;
|
|
case 1:
|
|
ar9003_tx_gain_table_mode1(ah);
|
|
break;
|
|
case 2:
|
|
ar9003_tx_gain_table_mode2(ah);
|
|
break;
|
|
case 3:
|
|
ar9003_tx_gain_table_mode3(ah);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void ar9003_rx_gain_table_mode0(struct ath_hw *ah)
|
|
{
|
|
if (AR_SREV_9330_12(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9331_common_rx_gain_1p2,
|
|
ARRAY_SIZE(ar9331_common_rx_gain_1p2),
|
|
2);
|
|
else if (AR_SREV_9330_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9331_common_rx_gain_1p1,
|
|
ARRAY_SIZE(ar9331_common_rx_gain_1p1),
|
|
2);
|
|
else if (AR_SREV_9340(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9340Common_rx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9340Common_rx_gain_table_1p0),
|
|
2);
|
|
else if (AR_SREV_9485_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9485Common_wo_xlna_rx_gain_1_1,
|
|
ARRAY_SIZE(ar9485Common_wo_xlna_rx_gain_1_1),
|
|
2);
|
|
else if (AR_SREV_9580(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9580_1p0_rx_gain_table,
|
|
ARRAY_SIZE(ar9580_1p0_rx_gain_table),
|
|
2);
|
|
else if (AR_SREV_9462_10(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9462_common_rx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9462_common_rx_gain_table_1p0),
|
|
2);
|
|
else if (AR_SREV_9462_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9462_common_rx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9462_common_rx_gain_table_2p0),
|
|
2);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_rx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Common_rx_gain_table_2p2),
|
|
2);
|
|
}
|
|
|
|
static void ar9003_rx_gain_table_mode1(struct ath_hw *ah)
|
|
{
|
|
if (AR_SREV_9330_12(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9331_common_wo_xlna_rx_gain_1p2,
|
|
ARRAY_SIZE(ar9331_common_wo_xlna_rx_gain_1p2),
|
|
2);
|
|
else if (AR_SREV_9330_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9331_common_wo_xlna_rx_gain_1p1,
|
|
ARRAY_SIZE(ar9331_common_wo_xlna_rx_gain_1p1),
|
|
2);
|
|
else if (AR_SREV_9340(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9340Common_wo_xlna_rx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9340Common_wo_xlna_rx_gain_table_1p0),
|
|
2);
|
|
else if (AR_SREV_9485_11(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9485Common_wo_xlna_rx_gain_1_1,
|
|
ARRAY_SIZE(ar9485Common_wo_xlna_rx_gain_1_1),
|
|
2);
|
|
else if (AR_SREV_9462_10(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9462_common_wo_xlna_rx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9462_common_wo_xlna_rx_gain_table_1p0),
|
|
2);
|
|
else if (AR_SREV_9462_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9462_common_wo_xlna_rx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9462_common_wo_xlna_rx_gain_table_2p0),
|
|
2);
|
|
else if (AR_SREV_9580(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9580_1p0_wo_xlna_rx_gain_table,
|
|
ARRAY_SIZE(ar9580_1p0_wo_xlna_rx_gain_table),
|
|
2);
|
|
else
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9300Common_wo_xlna_rx_gain_table_2p2,
|
|
ARRAY_SIZE(ar9300Common_wo_xlna_rx_gain_table_2p2),
|
|
2);
|
|
}
|
|
|
|
static void ar9003_rx_gain_table_mode2(struct ath_hw *ah)
|
|
{
|
|
if (AR_SREV_9462_10(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9462_common_mixed_rx_gain_table_1p0,
|
|
ARRAY_SIZE(ar9462_common_mixed_rx_gain_table_1p0), 2);
|
|
else if (AR_SREV_9462_20(ah))
|
|
INIT_INI_ARRAY(&ah->iniModesRxGain,
|
|
ar9462_common_mixed_rx_gain_table_2p0,
|
|
ARRAY_SIZE(ar9462_common_mixed_rx_gain_table_2p0), 2);
|
|
}
|
|
|
|
static void ar9003_rx_gain_table_apply(struct ath_hw *ah)
|
|
{
|
|
switch (ar9003_hw_get_rx_gain_idx(ah)) {
|
|
case 0:
|
|
default:
|
|
ar9003_rx_gain_table_mode0(ah);
|
|
break;
|
|
case 1:
|
|
ar9003_rx_gain_table_mode1(ah);
|
|
break;
|
|
case 2:
|
|
ar9003_rx_gain_table_mode2(ah);
|
|
break;
|
|
}
|
|
}
|
|
|
|
/* set gain table pointers according to values read from the eeprom */
|
|
static void ar9003_hw_init_mode_gain_regs(struct ath_hw *ah)
|
|
{
|
|
ar9003_tx_gain_table_apply(ah);
|
|
ar9003_rx_gain_table_apply(ah);
|
|
}
|
|
|
|
/*
|
|
* Helper for ASPM support.
|
|
*
|
|
* Disable PLL when in L0s as well as receiver clock when in L1.
|
|
* This power saving option must be enabled through the SerDes.
|
|
*
|
|
* Programming the SerDes must go through the same 288 bit serial shift
|
|
* register as the other analog registers. Hence the 9 writes.
|
|
*/
|
|
static void ar9003_hw_configpcipowersave(struct ath_hw *ah,
|
|
bool power_off)
|
|
{
|
|
/* Nothing to do on restore for 11N */
|
|
if (!power_off /* !restore */) {
|
|
/* set bit 19 to allow forcing of pcie core into L1 state */
|
|
REG_SET_BIT(ah, AR_PCIE_PM_CTRL, AR_PCIE_PM_CTRL_ENA);
|
|
|
|
/* Several PCIe massages to ensure proper behaviour */
|
|
if (ah->config.pcie_waen)
|
|
REG_WRITE(ah, AR_WA, ah->config.pcie_waen);
|
|
else
|
|
REG_WRITE(ah, AR_WA, ah->WARegVal);
|
|
}
|
|
|
|
/*
|
|
* Configire PCIE after Ini init. SERDES values now come from ini file
|
|
* This enables PCIe low power mode.
|
|
*/
|
|
if (ah->config.pcieSerDesWrite) {
|
|
unsigned int i;
|
|
struct ar5416IniArray *array;
|
|
|
|
array = power_off ? &ah->iniPcieSerdes :
|
|
&ah->iniPcieSerdesLowPower;
|
|
|
|
for (i = 0; i < array->ia_rows; i++) {
|
|
REG_WRITE(ah,
|
|
INI_RA(array, i, 0),
|
|
INI_RA(array, i, 1));
|
|
}
|
|
}
|
|
}
|
|
|
|
/* Sets up the AR9003 hardware familiy callbacks */
|
|
void ar9003_hw_attach_ops(struct ath_hw *ah)
|
|
{
|
|
struct ath_hw_private_ops *priv_ops = ath9k_hw_private_ops(ah);
|
|
struct ath_hw_ops *ops = ath9k_hw_ops(ah);
|
|
|
|
priv_ops->init_mode_regs = ar9003_hw_init_mode_regs;
|
|
priv_ops->init_mode_gain_regs = ar9003_hw_init_mode_gain_regs;
|
|
|
|
ops->config_pci_powersave = ar9003_hw_configpcipowersave;
|
|
|
|
ar9003_hw_attach_phy_ops(ah);
|
|
ar9003_hw_attach_calib_ops(ah);
|
|
ar9003_hw_attach_mac_ops(ah);
|
|
}
|