141 lines
3.4 KiB
C
141 lines
3.4 KiB
C
/*
|
|
* Intel SKL IPC Support
|
|
*
|
|
* Copyright (C) 2014-15, Intel Corporation.
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as version 2, as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This program is distributed in the hope that it will be useful, but
|
|
* WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the GNU
|
|
* General Public License for more details.
|
|
*/
|
|
|
|
#ifndef __SKL_IPC_H
|
|
#define __SKL_IPC_H
|
|
|
|
#include <linux/kthread.h>
|
|
#include <linux/irqreturn.h>
|
|
#include "../common/sst-ipc.h"
|
|
|
|
struct sst_dsp;
|
|
struct skl_sst;
|
|
struct sst_generic_ipc;
|
|
|
|
enum skl_ipc_pipeline_state {
|
|
PPL_INVALID_STATE = 0,
|
|
PPL_UNINITIALIZED = 1,
|
|
PPL_RESET = 2,
|
|
PPL_PAUSED = 3,
|
|
PPL_RUNNING = 4,
|
|
PPL_ERROR_STOP = 5,
|
|
PPL_SAVED = 6,
|
|
PPL_RESTORED = 7
|
|
};
|
|
|
|
struct skl_ipc_dxstate_info {
|
|
u32 core_mask;
|
|
u32 dx_mask;
|
|
};
|
|
|
|
struct skl_ipc_header {
|
|
u32 primary;
|
|
u32 extension;
|
|
};
|
|
|
|
struct skl_sst {
|
|
struct device *dev;
|
|
struct sst_dsp *dsp;
|
|
|
|
/* boot */
|
|
wait_queue_head_t boot_wait;
|
|
bool boot_complete;
|
|
|
|
/* IPC messaging */
|
|
struct sst_generic_ipc ipc;
|
|
|
|
/* callback for miscbdge */
|
|
void (*enable_miscbdcge)(struct device *dev, bool enable);
|
|
/*Is CGCTL.MISCBDCGE disabled*/
|
|
bool miscbdcg_disabled;
|
|
};
|
|
|
|
struct skl_ipc_init_instance_msg {
|
|
u32 module_id;
|
|
u32 instance_id;
|
|
u16 param_data_size;
|
|
u8 ppl_instance_id;
|
|
u8 core_id;
|
|
};
|
|
|
|
struct skl_ipc_bind_unbind_msg {
|
|
u32 module_id;
|
|
u32 instance_id;
|
|
u32 dst_module_id;
|
|
u32 dst_instance_id;
|
|
u8 src_queue;
|
|
u8 dst_queue;
|
|
bool bind;
|
|
};
|
|
|
|
struct skl_ipc_large_config_msg {
|
|
u32 module_id;
|
|
u32 instance_id;
|
|
u32 large_param_id;
|
|
u32 param_data_size;
|
|
};
|
|
|
|
#define SKL_IPC_BOOT_MSECS 3000
|
|
|
|
#define SKL_IPC_D3_MASK 0
|
|
#define SKL_IPC_D0_MASK 3
|
|
|
|
irqreturn_t skl_dsp_irq_thread_handler(int irq, void *context);
|
|
|
|
int skl_ipc_create_pipeline(struct sst_generic_ipc *sst_ipc,
|
|
u16 ppl_mem_size, u8 ppl_type, u8 instance_id);
|
|
|
|
int skl_ipc_delete_pipeline(struct sst_generic_ipc *sst_ipc, u8 instance_id);
|
|
|
|
int skl_ipc_set_pipeline_state(struct sst_generic_ipc *sst_ipc,
|
|
u8 instance_id, enum skl_ipc_pipeline_state state);
|
|
|
|
int skl_ipc_save_pipeline(struct sst_generic_ipc *ipc,
|
|
u8 instance_id, int dma_id);
|
|
|
|
int skl_ipc_restore_pipeline(struct sst_generic_ipc *ipc, u8 instance_id);
|
|
|
|
int skl_ipc_init_instance(struct sst_generic_ipc *sst_ipc,
|
|
struct skl_ipc_init_instance_msg *msg, void *param_data);
|
|
|
|
int skl_ipc_bind_unbind(struct sst_generic_ipc *sst_ipc,
|
|
struct skl_ipc_bind_unbind_msg *msg);
|
|
|
|
int skl_ipc_load_modules(struct sst_generic_ipc *ipc,
|
|
u8 module_cnt, void *data);
|
|
|
|
int skl_ipc_unload_modules(struct sst_generic_ipc *ipc,
|
|
u8 module_cnt, void *data);
|
|
|
|
int skl_ipc_set_dx(struct sst_generic_ipc *ipc,
|
|
u8 instance_id, u16 module_id, struct skl_ipc_dxstate_info *dx);
|
|
|
|
int skl_ipc_set_large_config(struct sst_generic_ipc *ipc,
|
|
struct skl_ipc_large_config_msg *msg, u32 *param);
|
|
|
|
int skl_ipc_get_large_config(struct sst_generic_ipc *ipc,
|
|
struct skl_ipc_large_config_msg *msg, u32 *param);
|
|
|
|
void skl_ipc_int_enable(struct sst_dsp *dsp);
|
|
void skl_ipc_op_int_enable(struct sst_dsp *ctx);
|
|
void skl_ipc_op_int_disable(struct sst_dsp *ctx);
|
|
void skl_ipc_int_disable(struct sst_dsp *dsp);
|
|
|
|
bool skl_ipc_int_status(struct sst_dsp *dsp);
|
|
void skl_ipc_free(struct sst_generic_ipc *ipc);
|
|
int skl_ipc_init(struct device *dev, struct skl_sst *skl);
|
|
|
|
#endif /* __SKL_IPC_H */
|