42b6a94990
It enables direct DMA by HW to memory region PBL arrays and fast register PBL arrays from host memory, vs the T4 way of passing these arrays in the WR itself. The result is lower latency for memory registration, and larger PBL array support for fast register operations. This patch also updates ULP_TX_MEM_WRITE command fields for T5. Ordering bit of ULP_TX_MEM_WRITE is at bit position 22 in T5 and at 23 in T4. Signed-off-by: Vipul Pandya <vipul@chelsio.com> Signed-off-by: David S. Miller <davem@davemloft.net> |
||
|---|---|---|
| .. | ||
| Makefile | ||
| cxgb4.h | ||
| cxgb4_main.c | ||
| cxgb4_uld.h | ||
| l2t.c | ||
| l2t.h | ||
| sge.c | ||
| t4_hw.c | ||
| t4_hw.h | ||
| t4_msg.h | ||
| t4_regs.h | ||
| t4fw_api.h | ||