435 lines
14 KiB
C
435 lines
14 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) 2020-2023 Intel Corporation
|
|
*/
|
|
|
|
#include <linux/firmware.h>
|
|
#include <linux/highmem.h>
|
|
#include <linux/moduleparam.h>
|
|
#include <linux/pci.h>
|
|
|
|
#include "vpu_boot_api.h"
|
|
#include "ivpu_drv.h"
|
|
#include "ivpu_fw.h"
|
|
#include "ivpu_gem.h"
|
|
#include "ivpu_hw.h"
|
|
#include "ivpu_ipc.h"
|
|
#include "ivpu_pm.h"
|
|
|
|
#define FW_GLOBAL_MEM_START (2ull * SZ_1G)
|
|
#define FW_GLOBAL_MEM_END (3ull * SZ_1G)
|
|
#define FW_SHARED_MEM_SIZE SZ_256M /* Must be aligned to FW_SHARED_MEM_ALIGNMENT */
|
|
#define FW_SHARED_MEM_ALIGNMENT SZ_128K /* VPU MTRR limitation */
|
|
#define FW_RUNTIME_MAX_SIZE SZ_512M
|
|
#define FW_SHAVE_NN_MAX_SIZE SZ_2M
|
|
#define FW_RUNTIME_MIN_ADDR (FW_GLOBAL_MEM_START)
|
|
#define FW_RUNTIME_MAX_ADDR (FW_GLOBAL_MEM_END - FW_SHARED_MEM_SIZE)
|
|
#define FW_VERSION_HEADER_SIZE SZ_4K
|
|
#define FW_FILE_IMAGE_OFFSET (VPU_FW_HEADER_SIZE + FW_VERSION_HEADER_SIZE)
|
|
|
|
#define WATCHDOG_MSS_REDIRECT 32
|
|
#define WATCHDOG_NCE_REDIRECT 33
|
|
|
|
#define ADDR_TO_L2_CACHE_CFG(addr) ((addr) >> 31)
|
|
|
|
#define IVPU_FW_CHECK_API(vdev, fw_hdr, name, min_major) \
|
|
ivpu_fw_check_api(vdev, fw_hdr, #name, \
|
|
VPU_##name##_API_VER_INDEX, \
|
|
VPU_##name##_API_VER_MAJOR, \
|
|
VPU_##name##_API_VER_MINOR, min_major)
|
|
|
|
static char *ivpu_firmware;
|
|
module_param_named_unsafe(firmware, ivpu_firmware, charp, 0644);
|
|
MODULE_PARM_DESC(firmware, "VPU firmware binary in /lib/firmware/..");
|
|
|
|
static int ivpu_fw_request(struct ivpu_device *vdev)
|
|
{
|
|
static const char * const fw_names[] = {
|
|
"mtl_vpu.bin",
|
|
"intel/vpu/mtl_vpu_v0.0.bin"
|
|
};
|
|
int ret = -ENOENT;
|
|
int i;
|
|
|
|
if (ivpu_firmware)
|
|
return request_firmware(&vdev->fw->file, ivpu_firmware, vdev->drm.dev);
|
|
|
|
for (i = 0; i < ARRAY_SIZE(fw_names); i++) {
|
|
ret = firmware_request_nowarn(&vdev->fw->file, fw_names[i], vdev->drm.dev);
|
|
if (!ret)
|
|
return 0;
|
|
}
|
|
|
|
ivpu_err(vdev, "Failed to request firmware: %d\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
static int
|
|
ivpu_fw_check_api(struct ivpu_device *vdev, const struct vpu_firmware_header *fw_hdr,
|
|
const char *str, int index, u16 expected_major, u16 expected_minor,
|
|
u16 min_major)
|
|
{
|
|
u16 major = (u16)(fw_hdr->api_version[index] >> 16);
|
|
u16 minor = (u16)(fw_hdr->api_version[index]);
|
|
|
|
if (major < min_major) {
|
|
ivpu_err(vdev, "Incompatible FW %s API version: %d.%d, required %d.0 or later\n",
|
|
str, major, minor, min_major);
|
|
return -EINVAL;
|
|
}
|
|
if (major != expected_major) {
|
|
ivpu_warn(vdev, "Major FW %s API version different: %d.%d (expected %d.%d)\n",
|
|
str, major, minor, expected_major, expected_minor);
|
|
}
|
|
ivpu_dbg(vdev, FW_BOOT, "FW %s API version: %d.%d (expected %d.%d)\n",
|
|
str, major, minor, expected_major, expected_minor);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ivpu_fw_parse(struct ivpu_device *vdev)
|
|
{
|
|
struct ivpu_fw_info *fw = vdev->fw;
|
|
const struct vpu_firmware_header *fw_hdr = (const void *)fw->file->data;
|
|
u64 runtime_addr, image_load_addr, runtime_size, image_size;
|
|
|
|
if (fw->file->size <= FW_FILE_IMAGE_OFFSET) {
|
|
ivpu_err(vdev, "Firmware file is too small: %zu\n", fw->file->size);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (fw_hdr->header_version != VPU_FW_HEADER_VERSION) {
|
|
ivpu_err(vdev, "Invalid firmware header version: %u\n", fw_hdr->header_version);
|
|
return -EINVAL;
|
|
}
|
|
|
|
runtime_addr = fw_hdr->boot_params_load_address;
|
|
runtime_size = fw_hdr->runtime_size;
|
|
image_load_addr = fw_hdr->image_load_address;
|
|
image_size = fw_hdr->image_size;
|
|
|
|
if (runtime_addr < FW_RUNTIME_MIN_ADDR || runtime_addr > FW_RUNTIME_MAX_ADDR) {
|
|
ivpu_err(vdev, "Invalid firmware runtime address: 0x%llx\n", runtime_addr);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (runtime_size < fw->file->size || runtime_size > FW_RUNTIME_MAX_SIZE) {
|
|
ivpu_err(vdev, "Invalid firmware runtime size: %llu\n", runtime_size);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (FW_FILE_IMAGE_OFFSET + image_size > fw->file->size) {
|
|
ivpu_err(vdev, "Invalid image size: %llu\n", image_size);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (image_load_addr < runtime_addr ||
|
|
image_load_addr + image_size > runtime_addr + runtime_size) {
|
|
ivpu_err(vdev, "Invalid firmware load address size: 0x%llx and size %llu\n",
|
|
image_load_addr, image_size);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (fw_hdr->shave_nn_fw_size > FW_SHAVE_NN_MAX_SIZE) {
|
|
ivpu_err(vdev, "SHAVE NN firmware is too big: %u\n", fw_hdr->shave_nn_fw_size);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (fw_hdr->entry_point < image_load_addr ||
|
|
fw_hdr->entry_point >= image_load_addr + image_size) {
|
|
ivpu_err(vdev, "Invalid entry point: 0x%llx\n", fw_hdr->entry_point);
|
|
return -EINVAL;
|
|
}
|
|
ivpu_dbg(vdev, FW_BOOT, "Header version: 0x%x, format 0x%x\n",
|
|
fw_hdr->header_version, fw_hdr->image_format);
|
|
ivpu_dbg(vdev, FW_BOOT, "FW version: %s\n", (char *)fw_hdr + VPU_FW_HEADER_SIZE);
|
|
|
|
if (IVPU_FW_CHECK_API(vdev, fw_hdr, BOOT, 3))
|
|
return -EINVAL;
|
|
if (IVPU_FW_CHECK_API(vdev, fw_hdr, JSM, 3))
|
|
return -EINVAL;
|
|
|
|
fw->runtime_addr = runtime_addr;
|
|
fw->runtime_size = runtime_size;
|
|
fw->image_load_offset = image_load_addr - runtime_addr;
|
|
fw->image_size = image_size;
|
|
fw->shave_nn_size = PAGE_ALIGN(fw_hdr->shave_nn_fw_size);
|
|
|
|
fw->cold_boot_entry_point = fw_hdr->entry_point;
|
|
fw->entry_point = fw->cold_boot_entry_point;
|
|
|
|
ivpu_dbg(vdev, FW_BOOT, "Size: file %lu image %u runtime %u shavenn %u\n",
|
|
fw->file->size, fw->image_size, fw->runtime_size, fw->shave_nn_size);
|
|
ivpu_dbg(vdev, FW_BOOT, "Address: runtime 0x%llx, load 0x%llx, entry point 0x%llx\n",
|
|
fw->runtime_addr, image_load_addr, fw->entry_point);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void ivpu_fw_release(struct ivpu_device *vdev)
|
|
{
|
|
release_firmware(vdev->fw->file);
|
|
}
|
|
|
|
static int ivpu_fw_update_global_range(struct ivpu_device *vdev)
|
|
{
|
|
struct ivpu_fw_info *fw = vdev->fw;
|
|
u64 start = ALIGN(fw->runtime_addr + fw->runtime_size, FW_SHARED_MEM_ALIGNMENT);
|
|
u64 size = FW_SHARED_MEM_SIZE;
|
|
|
|
if (start + size > FW_GLOBAL_MEM_END) {
|
|
ivpu_err(vdev, "No space for shared region, start %lld, size %lld\n", start, size);
|
|
return -EINVAL;
|
|
}
|
|
|
|
ivpu_hw_init_range(&vdev->hw->ranges.global_low, start, size);
|
|
return 0;
|
|
}
|
|
|
|
static int ivpu_fw_mem_init(struct ivpu_device *vdev)
|
|
{
|
|
struct ivpu_fw_info *fw = vdev->fw;
|
|
int ret;
|
|
|
|
ret = ivpu_fw_update_global_range(vdev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
fw->mem = ivpu_bo_alloc_internal(vdev, fw->runtime_addr, fw->runtime_size, DRM_IVPU_BO_WC);
|
|
if (!fw->mem) {
|
|
ivpu_err(vdev, "Failed to allocate firmware runtime memory\n");
|
|
return -ENOMEM;
|
|
}
|
|
|
|
if (fw->shave_nn_size) {
|
|
fw->mem_shave_nn = ivpu_bo_alloc_internal(vdev, vdev->hw->ranges.global_high.start,
|
|
fw->shave_nn_size, DRM_IVPU_BO_UNCACHED);
|
|
if (!fw->mem_shave_nn) {
|
|
ivpu_err(vdev, "Failed to allocate shavenn buffer\n");
|
|
ivpu_bo_free_internal(fw->mem);
|
|
return -ENOMEM;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void ivpu_fw_mem_fini(struct ivpu_device *vdev)
|
|
{
|
|
struct ivpu_fw_info *fw = vdev->fw;
|
|
|
|
if (fw->mem_shave_nn) {
|
|
ivpu_bo_free_internal(fw->mem_shave_nn);
|
|
fw->mem_shave_nn = NULL;
|
|
}
|
|
|
|
ivpu_bo_free_internal(fw->mem);
|
|
fw->mem = NULL;
|
|
}
|
|
|
|
int ivpu_fw_init(struct ivpu_device *vdev)
|
|
{
|
|
int ret;
|
|
|
|
ret = ivpu_fw_request(vdev);
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = ivpu_fw_parse(vdev);
|
|
if (ret)
|
|
goto err_fw_release;
|
|
|
|
ret = ivpu_fw_mem_init(vdev);
|
|
if (ret)
|
|
goto err_fw_release;
|
|
|
|
return 0;
|
|
|
|
err_fw_release:
|
|
ivpu_fw_release(vdev);
|
|
return ret;
|
|
}
|
|
|
|
void ivpu_fw_fini(struct ivpu_device *vdev)
|
|
{
|
|
ivpu_fw_mem_fini(vdev);
|
|
ivpu_fw_release(vdev);
|
|
}
|
|
|
|
int ivpu_fw_load(struct ivpu_device *vdev)
|
|
{
|
|
struct ivpu_fw_info *fw = vdev->fw;
|
|
u64 image_end_offset = fw->image_load_offset + fw->image_size;
|
|
|
|
memset(fw->mem->kvaddr, 0, fw->image_load_offset);
|
|
memcpy(fw->mem->kvaddr + fw->image_load_offset,
|
|
fw->file->data + FW_FILE_IMAGE_OFFSET, fw->image_size);
|
|
|
|
if (IVPU_WA(clear_runtime_mem)) {
|
|
u8 *start = fw->mem->kvaddr + image_end_offset;
|
|
u64 size = fw->mem->base.size - image_end_offset;
|
|
|
|
memset(start, 0, size);
|
|
}
|
|
|
|
wmb(); /* Flush WC buffers after writing fw->mem */
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void ivpu_fw_boot_params_print(struct ivpu_device *vdev, struct vpu_boot_params *boot_params)
|
|
{
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.magic = 0x%x\n",
|
|
boot_params->magic);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.vpu_id = 0x%x\n",
|
|
boot_params->vpu_id);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.vpu_count = 0x%x\n",
|
|
boot_params->vpu_count);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.frequency = %u\n",
|
|
boot_params->frequency);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.perf_clk_frequency = %u\n",
|
|
boot_params->perf_clk_frequency);
|
|
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.ipc_header_area_start = 0x%llx\n",
|
|
boot_params->ipc_header_area_start);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.ipc_header_area_size = 0x%x\n",
|
|
boot_params->ipc_header_area_size);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.shared_region_base = 0x%llx\n",
|
|
boot_params->shared_region_base);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.shared_region_size = 0x%x\n",
|
|
boot_params->shared_region_size);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.ipc_payload_area_start = 0x%llx\n",
|
|
boot_params->ipc_payload_area_start);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.ipc_payload_area_size = 0x%x\n",
|
|
boot_params->ipc_payload_area_size);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.global_aliased_pio_base = 0x%llx\n",
|
|
boot_params->global_aliased_pio_base);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.global_aliased_pio_size = 0x%x\n",
|
|
boot_params->global_aliased_pio_size);
|
|
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.autoconfig = 0x%x\n",
|
|
boot_params->autoconfig);
|
|
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.cache_defaults[VPU_BOOT_L2_CACHE_CFG_NN].use = 0x%x\n",
|
|
boot_params->cache_defaults[VPU_BOOT_L2_CACHE_CFG_NN].use);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.cache_defaults[VPU_BOOT_L2_CACHE_CFG_NN].cfg = 0x%x\n",
|
|
boot_params->cache_defaults[VPU_BOOT_L2_CACHE_CFG_NN].cfg);
|
|
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.global_memory_allocator_base = 0x%llx\n",
|
|
boot_params->global_memory_allocator_base);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.global_memory_allocator_size = 0x%x\n",
|
|
boot_params->global_memory_allocator_size);
|
|
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.shave_nn_fw_base = 0x%llx\n",
|
|
boot_params->shave_nn_fw_base);
|
|
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.watchdog_irq_mss = 0x%x\n",
|
|
boot_params->watchdog_irq_mss);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.watchdog_irq_nce = 0x%x\n",
|
|
boot_params->watchdog_irq_nce);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.host_to_vpu_irq = 0x%x\n",
|
|
boot_params->host_to_vpu_irq);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.job_done_irq = 0x%x\n",
|
|
boot_params->job_done_irq);
|
|
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.host_version_id = 0x%x\n",
|
|
boot_params->host_version_id);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.si_stepping = 0x%x\n",
|
|
boot_params->si_stepping);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.device_id = 0x%llx\n",
|
|
boot_params->device_id);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.feature_exclusion = 0x%llx\n",
|
|
boot_params->feature_exclusion);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.sku = 0x%llx\n",
|
|
boot_params->sku);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.min_freq_pll_ratio = 0x%x\n",
|
|
boot_params->min_freq_pll_ratio);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.pn_freq_pll_ratio = 0x%x\n",
|
|
boot_params->pn_freq_pll_ratio);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.max_freq_pll_ratio = 0x%x\n",
|
|
boot_params->max_freq_pll_ratio);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.default_trace_level = 0x%x\n",
|
|
boot_params->default_trace_level);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.tracing_buff_message_format_mask = 0x%llx\n",
|
|
boot_params->tracing_buff_message_format_mask);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.trace_destination_mask = 0x%x\n",
|
|
boot_params->trace_destination_mask);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.trace_hw_component_mask = 0x%llx\n",
|
|
boot_params->trace_hw_component_mask);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.boot_type = 0x%x\n",
|
|
boot_params->boot_type);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.punit_telemetry_sram_base = 0x%llx\n",
|
|
boot_params->punit_telemetry_sram_base);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.punit_telemetry_sram_size = 0x%llx\n",
|
|
boot_params->punit_telemetry_sram_size);
|
|
ivpu_dbg(vdev, FW_BOOT, "boot_params.vpu_telemetry_enable = 0x%x\n",
|
|
boot_params->vpu_telemetry_enable);
|
|
}
|
|
|
|
void ivpu_fw_boot_params_setup(struct ivpu_device *vdev, struct vpu_boot_params *boot_params)
|
|
{
|
|
struct ivpu_bo *ipc_mem_rx = vdev->ipc->mem_rx;
|
|
|
|
/* In case of warm boot we only have to reset the entrypoint addr */
|
|
if (!ivpu_fw_is_cold_boot(vdev)) {
|
|
boot_params->save_restore_ret_address = 0;
|
|
vdev->pm->is_warmboot = true;
|
|
return;
|
|
}
|
|
|
|
vdev->pm->is_warmboot = false;
|
|
|
|
boot_params->magic = VPU_BOOT_PARAMS_MAGIC;
|
|
boot_params->vpu_id = to_pci_dev(vdev->drm.dev)->bus->number;
|
|
boot_params->frequency = ivpu_hw_reg_pll_freq_get(vdev);
|
|
|
|
/*
|
|
* Uncached region of VPU address space, covers IPC buffers, job queues
|
|
* and log buffers, programmable to L2$ Uncached by VPU MTRR
|
|
*/
|
|
boot_params->shared_region_base = vdev->hw->ranges.global_low.start;
|
|
boot_params->shared_region_size = vdev->hw->ranges.global_low.end -
|
|
vdev->hw->ranges.global_low.start;
|
|
|
|
boot_params->ipc_header_area_start = ipc_mem_rx->vpu_addr;
|
|
boot_params->ipc_header_area_size = ipc_mem_rx->base.size / 2;
|
|
|
|
boot_params->ipc_payload_area_start = ipc_mem_rx->vpu_addr + ipc_mem_rx->base.size / 2;
|
|
boot_params->ipc_payload_area_size = ipc_mem_rx->base.size / 2;
|
|
|
|
boot_params->global_aliased_pio_base =
|
|
vdev->hw->ranges.global_aliased_pio.start;
|
|
boot_params->global_aliased_pio_size =
|
|
ivpu_hw_range_size(&vdev->hw->ranges.global_aliased_pio);
|
|
|
|
/* Allow configuration for L2C_PAGE_TABLE with boot param value */
|
|
boot_params->autoconfig = 1;
|
|
|
|
/* Enable L2 cache for first 2GB of high memory */
|
|
boot_params->cache_defaults[VPU_BOOT_L2_CACHE_CFG_NN].use = 1;
|
|
boot_params->cache_defaults[VPU_BOOT_L2_CACHE_CFG_NN].cfg =
|
|
ADDR_TO_L2_CACHE_CFG(vdev->hw->ranges.global_high.start);
|
|
|
|
if (vdev->fw->mem_shave_nn)
|
|
boot_params->shave_nn_fw_base = vdev->fw->mem_shave_nn->vpu_addr;
|
|
|
|
boot_params->watchdog_irq_mss = WATCHDOG_MSS_REDIRECT;
|
|
boot_params->watchdog_irq_nce = WATCHDOG_NCE_REDIRECT;
|
|
boot_params->si_stepping = ivpu_revision(vdev);
|
|
boot_params->device_id = ivpu_device_id(vdev);
|
|
boot_params->feature_exclusion = vdev->hw->tile_fuse;
|
|
boot_params->sku = vdev->hw->sku;
|
|
|
|
boot_params->min_freq_pll_ratio = vdev->hw->pll.min_ratio;
|
|
boot_params->pn_freq_pll_ratio = vdev->hw->pll.pn_ratio;
|
|
boot_params->max_freq_pll_ratio = vdev->hw->pll.max_ratio;
|
|
|
|
boot_params->punit_telemetry_sram_base = ivpu_hw_reg_telemetry_offset_get(vdev);
|
|
boot_params->punit_telemetry_sram_size = ivpu_hw_reg_telemetry_size_get(vdev);
|
|
boot_params->vpu_telemetry_enable = ivpu_hw_reg_telemetry_enable_get(vdev);
|
|
|
|
wmb(); /* Flush WC buffers after writing bootparams */
|
|
|
|
ivpu_fw_boot_params_print(vdev, boot_params);
|
|
}
|