149 lines
5.0 KiB
C
149 lines
5.0 KiB
C
/*
|
|
* Copyright 2016 Advanced Micro Devices, Inc.
|
|
*
|
|
* Permission is hereby granted, free of charge, to any person obtaining a
|
|
* copy of this software and associated documentation files (the "Software"),
|
|
* to deal in the Software without restriction, including without limitation
|
|
* the rights to use, copy, modify, merge, publish, distribute, sublicense,
|
|
* and/or sell copies of the Software, and to permit persons to whom the
|
|
* Software is furnished to do so, subject to the following conditions:
|
|
*
|
|
* The above copyright notice and this permission notice shall be included in
|
|
* all copies or substantial portions of the Software.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
|
|
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
|
|
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
|
|
* THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
|
|
* OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
|
|
* ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
|
|
* OTHER DEALINGS IN THE SOFTWARE.
|
|
*
|
|
* Author: Huang Rui
|
|
*
|
|
*/
|
|
#ifndef __AMDGPU_PSP_H__
|
|
#define __AMDGPU_PSP_H__
|
|
|
|
#include "amdgpu.h"
|
|
#include "psp_gfx_if.h"
|
|
|
|
#define PSP_FENCE_BUFFER_SIZE 0x1000
|
|
#define PSP_CMD_BUFFER_SIZE 0x1000
|
|
#define PSP_ASD_SHARED_MEM_SIZE 0x4000
|
|
#define PSP_1_MEG 0x100000
|
|
|
|
enum psp_ring_type
|
|
{
|
|
PSP_RING_TYPE__INVALID = 0,
|
|
/*
|
|
* These values map to the way the PSP kernel identifies the
|
|
* rings.
|
|
*/
|
|
PSP_RING_TYPE__UM = 1, /* User mode ring (formerly called RBI) */
|
|
PSP_RING_TYPE__KM = 2 /* Kernel mode ring (formerly called GPCOM) */
|
|
};
|
|
|
|
struct psp_ring
|
|
{
|
|
enum psp_ring_type ring_type;
|
|
struct psp_gfx_rb_frame *ring_mem;
|
|
uint64_t ring_mem_mc_addr;
|
|
void *ring_mem_handle;
|
|
uint32_t ring_size;
|
|
};
|
|
|
|
struct psp_context
|
|
{
|
|
struct amdgpu_device *adev;
|
|
struct psp_ring km_ring;
|
|
struct psp_gfx_cmd_resp *cmd;
|
|
|
|
int (*init_microcode)(struct psp_context *psp);
|
|
int (*bootloader_load_sysdrv)(struct psp_context *psp);
|
|
int (*bootloader_load_sos)(struct psp_context *psp);
|
|
int (*prep_cmd_buf)(struct amdgpu_firmware_info *ucode,
|
|
struct psp_gfx_cmd_resp *cmd);
|
|
int (*ring_init)(struct psp_context *psp, enum psp_ring_type ring_type);
|
|
int (*ring_create)(struct psp_context *psp, enum psp_ring_type ring_type);
|
|
int (*ring_destroy)(struct psp_context *psp,
|
|
enum psp_ring_type ring_type);
|
|
int (*cmd_submit)(struct psp_context *psp, struct amdgpu_firmware_info *ucode,
|
|
uint64_t cmd_buf_mc_addr, uint64_t fence_mc_addr, int index);
|
|
bool (*compare_sram_data)(struct psp_context *psp,
|
|
struct amdgpu_firmware_info *ucode,
|
|
enum AMDGPU_UCODE_ID ucode_type);
|
|
bool (*smu_reload_quirk)(struct psp_context *psp);
|
|
|
|
/* fence buffer */
|
|
struct amdgpu_bo *fw_pri_bo;
|
|
uint64_t fw_pri_mc_addr;
|
|
void *fw_pri_buf;
|
|
|
|
/* sos firmware */
|
|
const struct firmware *sos_fw;
|
|
uint32_t sos_fw_version;
|
|
uint32_t sos_feature_version;
|
|
uint32_t sys_bin_size;
|
|
uint32_t sos_bin_size;
|
|
uint8_t *sys_start_addr;
|
|
uint8_t *sos_start_addr;
|
|
|
|
/* tmr buffer */
|
|
struct amdgpu_bo *tmr_bo;
|
|
uint64_t tmr_mc_addr;
|
|
void *tmr_buf;
|
|
|
|
/* asd firmware and buffer */
|
|
const struct firmware *asd_fw;
|
|
uint32_t asd_fw_version;
|
|
uint32_t asd_feature_version;
|
|
uint32_t asd_ucode_size;
|
|
uint8_t *asd_start_addr;
|
|
struct amdgpu_bo *asd_shared_bo;
|
|
uint64_t asd_shared_mc_addr;
|
|
void *asd_shared_buf;
|
|
|
|
/* fence buffer */
|
|
struct amdgpu_bo *fence_buf_bo;
|
|
uint64_t fence_buf_mc_addr;
|
|
void *fence_buf;
|
|
|
|
/* cmd buffer */
|
|
struct amdgpu_bo *cmd_buf_bo;
|
|
uint64_t cmd_buf_mc_addr;
|
|
struct psp_gfx_cmd_resp *cmd_buf_mem;
|
|
};
|
|
|
|
struct amdgpu_psp_funcs {
|
|
bool (*check_fw_loading_status)(struct amdgpu_device *adev,
|
|
enum AMDGPU_UCODE_ID);
|
|
};
|
|
|
|
#define psp_prep_cmd_buf(ucode, type) (psp)->prep_cmd_buf((ucode), (type))
|
|
#define psp_ring_init(psp, type) (psp)->ring_init((psp), (type))
|
|
#define psp_ring_create(psp, type) (psp)->ring_create((psp), (type))
|
|
#define psp_ring_destroy(psp, type) ((psp)->ring_destroy((psp), (type)))
|
|
#define psp_cmd_submit(psp, ucode, cmd_mc, fence_mc, index) \
|
|
(psp)->cmd_submit((psp), (ucode), (cmd_mc), (fence_mc), (index))
|
|
#define psp_compare_sram_data(psp, ucode, type) \
|
|
(psp)->compare_sram_data((psp), (ucode), (type))
|
|
#define psp_init_microcode(psp) \
|
|
((psp)->init_microcode ? (psp)->init_microcode((psp)) : 0)
|
|
#define psp_bootloader_load_sysdrv(psp) \
|
|
((psp)->bootloader_load_sysdrv ? (psp)->bootloader_load_sysdrv((psp)) : 0)
|
|
#define psp_bootloader_load_sos(psp) \
|
|
((psp)->bootloader_load_sos ? (psp)->bootloader_load_sos((psp)) : 0)
|
|
#define psp_smu_reload_quirk(psp) \
|
|
((psp)->smu_reload_quirk ? (psp)->smu_reload_quirk((psp)) : false)
|
|
|
|
extern const struct amd_ip_funcs psp_ip_funcs;
|
|
|
|
extern const struct amdgpu_ip_block_version psp_v3_1_ip_block;
|
|
extern int psp_wait_for(struct psp_context *psp, uint32_t reg_index,
|
|
uint32_t field_val, uint32_t mask, bool check_changed);
|
|
|
|
extern const struct amdgpu_ip_block_version psp_v10_0_ip_block;
|
|
|
|
#endif
|