182 lines
5.2 KiB
C
182 lines
5.2 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2010-2011,2013-2015 The Linux Foundation. All rights reserved.
|
|
*
|
|
* lpass-ipq806x.c -- ALSA SoC CPU DAI driver for QTi LPASS
|
|
* Splited out the IPQ8064 soc specific from lpass-cpu.c
|
|
*/
|
|
|
|
#include <linux/clk.h>
|
|
#include <linux/device.h>
|
|
#include <linux/err.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of.h>
|
|
#include <linux/platform_device.h>
|
|
#include <sound/pcm.h>
|
|
#include <sound/soc.h>
|
|
#include <sound/soc-dai.h>
|
|
|
|
#include "lpass-lpaif-reg.h"
|
|
#include "lpass.h"
|
|
|
|
enum lpaif_i2s_ports {
|
|
IPQ806X_LPAIF_I2S_PORT_CODEC_SPK,
|
|
IPQ806X_LPAIF_I2S_PORT_CODEC_MIC,
|
|
IPQ806X_LPAIF_I2S_PORT_SEC_SPK,
|
|
IPQ806X_LPAIF_I2S_PORT_SEC_MIC,
|
|
IPQ806X_LPAIF_I2S_PORT_MI2S,
|
|
};
|
|
|
|
enum lpaif_dma_channels {
|
|
IPQ806X_LPAIF_RDMA_CHAN_MI2S,
|
|
IPQ806X_LPAIF_RDMA_CHAN_PCM0,
|
|
IPQ806X_LPAIF_RDMA_CHAN_PCM1,
|
|
};
|
|
|
|
static struct snd_soc_dai_driver ipq806x_lpass_cpu_dai_driver = {
|
|
.id = IPQ806X_LPAIF_I2S_PORT_MI2S,
|
|
.playback = {
|
|
.stream_name = "lpass-cpu-playback",
|
|
.formats = SNDRV_PCM_FMTBIT_S16 |
|
|
SNDRV_PCM_FMTBIT_S24 |
|
|
SNDRV_PCM_FMTBIT_S32,
|
|
.rates = SNDRV_PCM_RATE_8000 |
|
|
SNDRV_PCM_RATE_16000 |
|
|
SNDRV_PCM_RATE_32000 |
|
|
SNDRV_PCM_RATE_48000 |
|
|
SNDRV_PCM_RATE_96000,
|
|
.rate_min = 8000,
|
|
.rate_max = 96000,
|
|
.channels_min = 1,
|
|
.channels_max = 8,
|
|
},
|
|
.probe = &asoc_qcom_lpass_cpu_dai_probe,
|
|
.ops = &asoc_qcom_lpass_cpu_dai_ops,
|
|
};
|
|
|
|
static int ipq806x_lpass_init(struct platform_device *pdev)
|
|
{
|
|
struct lpass_data *drvdata = platform_get_drvdata(pdev);
|
|
struct device *dev = &pdev->dev;
|
|
int ret;
|
|
|
|
drvdata->ahbix_clk = devm_clk_get(dev, "ahbix-clk");
|
|
if (IS_ERR(drvdata->ahbix_clk)) {
|
|
dev_err(dev, "error getting ahbix-clk: %ld\n",
|
|
PTR_ERR(drvdata->ahbix_clk));
|
|
ret = PTR_ERR(drvdata->ahbix_clk);
|
|
goto err_ahbix_clk;
|
|
}
|
|
|
|
ret = clk_set_rate(drvdata->ahbix_clk, LPASS_AHBIX_CLOCK_FREQUENCY);
|
|
if (ret) {
|
|
dev_err(dev, "error setting rate on ahbix_clk: %d\n", ret);
|
|
goto err_ahbix_clk;
|
|
}
|
|
dev_dbg(dev, "set ahbix_clk rate to %lu\n",
|
|
clk_get_rate(drvdata->ahbix_clk));
|
|
|
|
ret = clk_prepare_enable(drvdata->ahbix_clk);
|
|
if (ret) {
|
|
dev_err(dev, "error enabling ahbix_clk: %d\n", ret);
|
|
goto err_ahbix_clk;
|
|
}
|
|
|
|
err_ahbix_clk:
|
|
return ret;
|
|
}
|
|
|
|
static int ipq806x_lpass_exit(struct platform_device *pdev)
|
|
{
|
|
struct lpass_data *drvdata = platform_get_drvdata(pdev);
|
|
|
|
clk_disable_unprepare(drvdata->ahbix_clk);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int ipq806x_lpass_alloc_dma_channel(struct lpass_data *drvdata, int dir, unsigned int dai_id)
|
|
{
|
|
if (dir == SNDRV_PCM_STREAM_PLAYBACK)
|
|
return IPQ806X_LPAIF_RDMA_CHAN_MI2S;
|
|
else /* Capture currently not implemented */
|
|
return -EINVAL;
|
|
}
|
|
|
|
static int ipq806x_lpass_free_dma_channel(struct lpass_data *drvdata, int chan, unsigned int dai_id)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static struct lpass_variant ipq806x_data = {
|
|
.i2sctrl_reg_base = 0x0010,
|
|
.i2sctrl_reg_stride = 0x04,
|
|
.i2s_ports = 5,
|
|
.irq_reg_base = 0x3000,
|
|
.irq_reg_stride = 0x1000,
|
|
.irq_ports = 3,
|
|
.rdma_reg_base = 0x6000,
|
|
.rdma_reg_stride = 0x1000,
|
|
.rdma_channels = 4,
|
|
.wrdma_reg_base = 0xB000,
|
|
.wrdma_reg_stride = 0x1000,
|
|
.wrdma_channel_start = 5,
|
|
.wrdma_channels = 4,
|
|
.loopback = REG_FIELD_ID(0x0010, 15, 15, 5, 0x4),
|
|
.spken = REG_FIELD_ID(0x0010, 14, 14, 5, 0x4),
|
|
.spkmode = REG_FIELD_ID(0x0010, 10, 13, 5, 0x4),
|
|
.spkmono = REG_FIELD_ID(0x0010, 9, 9, 5, 0x4),
|
|
.micen = REG_FIELD_ID(0x0010, 8, 8, 5, 0x4),
|
|
.micmode = REG_FIELD_ID(0x0010, 4, 7, 5, 0x4),
|
|
.micmono = REG_FIELD_ID(0x0010, 3, 3, 5, 0x4),
|
|
.wssrc = REG_FIELD_ID(0x0010, 2, 2, 5, 0x4),
|
|
.bitwidth = REG_FIELD_ID(0x0010, 0, 0, 5, 0x4),
|
|
|
|
.rdma_dyncclk = REG_FIELD_ID(0x6000, 12, 12, 4, 0x1000),
|
|
.rdma_bursten = REG_FIELD_ID(0x6000, 11, 11, 4, 0x1000),
|
|
.rdma_wpscnt = REG_FIELD_ID(0x6000, 8, 10, 4, 0x1000),
|
|
.rdma_intf = REG_FIELD_ID(0x6000, 4, 7, 4, 0x1000),
|
|
.rdma_fifowm = REG_FIELD_ID(0x6000, 1, 3, 4, 0x1000),
|
|
.rdma_enable = REG_FIELD_ID(0x6000, 0, 0, 4, 0x1000),
|
|
|
|
.wrdma_dyncclk = REG_FIELD_ID(0xB000, 12, 12, 4, 0x1000),
|
|
.wrdma_bursten = REG_FIELD_ID(0xB000, 11, 11, 4, 0x1000),
|
|
.wrdma_wpscnt = REG_FIELD_ID(0xB000, 8, 10, 4, 0x1000),
|
|
.wrdma_intf = REG_FIELD_ID(0xB000, 4, 7, 4, 0x1000),
|
|
.wrdma_fifowm = REG_FIELD_ID(0xB000, 1, 3, 4, 0x1000),
|
|
.wrdma_enable = REG_FIELD_ID(0xB000, 0, 0, 4, 0x1000),
|
|
|
|
.dai_driver = &ipq806x_lpass_cpu_dai_driver,
|
|
.num_dai = 1,
|
|
.dai_osr_clk_names = (const char *[]) {
|
|
"mi2s-osr-clk",
|
|
},
|
|
.dai_bit_clk_names = (const char *[]) {
|
|
"mi2s-bit-clk",
|
|
},
|
|
.init = ipq806x_lpass_init,
|
|
.exit = ipq806x_lpass_exit,
|
|
.alloc_dma_channel = ipq806x_lpass_alloc_dma_channel,
|
|
.free_dma_channel = ipq806x_lpass_free_dma_channel,
|
|
};
|
|
|
|
static const struct of_device_id ipq806x_lpass_cpu_device_id[] = {
|
|
{ .compatible = "qcom,lpass-cpu", .data = &ipq806x_data },
|
|
{}
|
|
};
|
|
MODULE_DEVICE_TABLE(of, ipq806x_lpass_cpu_device_id);
|
|
|
|
static struct platform_driver ipq806x_lpass_cpu_platform_driver = {
|
|
.driver = {
|
|
.name = "lpass-cpu",
|
|
.of_match_table = of_match_ptr(ipq806x_lpass_cpu_device_id),
|
|
},
|
|
.probe = asoc_qcom_lpass_cpu_platform_probe,
|
|
.remove = asoc_qcom_lpass_cpu_platform_remove,
|
|
};
|
|
module_platform_driver(ipq806x_lpass_cpu_platform_driver);
|
|
|
|
MODULE_DESCRIPTION("QTi LPASS CPU Driver");
|
|
MODULE_LICENSE("GPL v2");
|