5259 lines
156 KiB
C
5259 lines
156 KiB
C
/*
|
|
* Copyright (c) 2016-2017 Hisilicon Limited.
|
|
*
|
|
* This software is available to you under a choice of one of two
|
|
* licenses. You may choose to be licensed under the terms of the GNU
|
|
* General Public License (GPL) Version 2, available from the file
|
|
* COPYING in the main directory of this source tree, or the
|
|
* OpenIB.org BSD license below:
|
|
*
|
|
* Redistribution and use in source and binary forms, with or
|
|
* without modification, are permitted provided that the following
|
|
* conditions are met:
|
|
*
|
|
* - Redistributions of source code must retain the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer.
|
|
*
|
|
* - Redistributions in binary form must reproduce the above
|
|
* copyright notice, this list of conditions and the following
|
|
* disclaimer in the documentation and/or other materials
|
|
* provided with the distribution.
|
|
*
|
|
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
|
|
* EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF
|
|
* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
|
|
* NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS
|
|
* BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN
|
|
* ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
|
|
* CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
|
|
* SOFTWARE.
|
|
*/
|
|
|
|
#include <linux/acpi.h>
|
|
#include <linux/etherdevice.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/kernel.h>
|
|
#include <linux/types.h>
|
|
#include <net/addrconf.h>
|
|
#include <rdma/ib_addr.h>
|
|
#include <rdma/ib_umem.h>
|
|
|
|
#include "hnae3.h"
|
|
#include "hns_roce_common.h"
|
|
#include "hns_roce_device.h"
|
|
#include "hns_roce_cmd.h"
|
|
#include "hns_roce_hem.h"
|
|
#include "hns_roce_hw_v2.h"
|
|
|
|
static void set_data_seg_v2(struct hns_roce_v2_wqe_data_seg *dseg,
|
|
struct ib_sge *sg)
|
|
{
|
|
dseg->lkey = cpu_to_le32(sg->lkey);
|
|
dseg->addr = cpu_to_le64(sg->addr);
|
|
dseg->len = cpu_to_le32(sg->length);
|
|
}
|
|
|
|
static void set_extend_sge(struct hns_roce_qp *qp, const struct ib_send_wr *wr,
|
|
unsigned int *sge_ind)
|
|
{
|
|
struct hns_roce_v2_wqe_data_seg *dseg;
|
|
struct ib_sge *sg;
|
|
int num_in_wqe = 0;
|
|
int extend_sge_num;
|
|
int fi_sge_num;
|
|
int se_sge_num;
|
|
int shift;
|
|
int i;
|
|
|
|
if (qp->ibqp.qp_type == IB_QPT_RC || qp->ibqp.qp_type == IB_QPT_UC)
|
|
num_in_wqe = HNS_ROCE_V2_UC_RC_SGE_NUM_IN_WQE;
|
|
extend_sge_num = wr->num_sge - num_in_wqe;
|
|
sg = wr->sg_list + num_in_wqe;
|
|
shift = qp->hr_buf.page_shift;
|
|
|
|
/*
|
|
* Check whether wr->num_sge sges are in the same page. If not, we
|
|
* should calculate how many sges in the first page and the second
|
|
* page.
|
|
*/
|
|
dseg = get_send_extend_sge(qp, (*sge_ind) & (qp->sge.sge_cnt - 1));
|
|
fi_sge_num = (round_up((uintptr_t)dseg, 1 << shift) -
|
|
(uintptr_t)dseg) /
|
|
sizeof(struct hns_roce_v2_wqe_data_seg);
|
|
if (extend_sge_num > fi_sge_num) {
|
|
se_sge_num = extend_sge_num - fi_sge_num;
|
|
for (i = 0; i < fi_sge_num; i++) {
|
|
set_data_seg_v2(dseg++, sg + i);
|
|
(*sge_ind)++;
|
|
}
|
|
dseg = get_send_extend_sge(qp,
|
|
(*sge_ind) & (qp->sge.sge_cnt - 1));
|
|
for (i = 0; i < se_sge_num; i++) {
|
|
set_data_seg_v2(dseg++, sg + fi_sge_num + i);
|
|
(*sge_ind)++;
|
|
}
|
|
} else {
|
|
for (i = 0; i < extend_sge_num; i++) {
|
|
set_data_seg_v2(dseg++, sg + i);
|
|
(*sge_ind)++;
|
|
}
|
|
}
|
|
}
|
|
|
|
static int set_rwqe_data_seg(struct ib_qp *ibqp, const struct ib_send_wr *wr,
|
|
struct hns_roce_v2_rc_send_wqe *rc_sq_wqe,
|
|
void *wqe, unsigned int *sge_ind,
|
|
const struct ib_send_wr **bad_wr)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_v2_wqe_data_seg *dseg = wqe;
|
|
struct hns_roce_qp *qp = to_hr_qp(ibqp);
|
|
int i;
|
|
|
|
if (wr->send_flags & IB_SEND_INLINE && wr->num_sge) {
|
|
if (le32_to_cpu(rc_sq_wqe->msg_len) >
|
|
hr_dev->caps.max_sq_inline) {
|
|
*bad_wr = wr;
|
|
dev_err(hr_dev->dev, "inline len(1-%d)=%d, illegal",
|
|
rc_sq_wqe->msg_len, hr_dev->caps.max_sq_inline);
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (wr->opcode == IB_WR_RDMA_READ) {
|
|
dev_err(hr_dev->dev, "Not support inline data!\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
for (i = 0; i < wr->num_sge; i++) {
|
|
memcpy(wqe, ((void *)wr->sg_list[i].addr),
|
|
wr->sg_list[i].length);
|
|
wqe += wr->sg_list[i].length;
|
|
}
|
|
|
|
roce_set_bit(rc_sq_wqe->byte_4, V2_RC_SEND_WQE_BYTE_4_INLINE_S,
|
|
1);
|
|
} else {
|
|
if (wr->num_sge <= HNS_ROCE_V2_UC_RC_SGE_NUM_IN_WQE) {
|
|
for (i = 0; i < wr->num_sge; i++) {
|
|
if (likely(wr->sg_list[i].length)) {
|
|
set_data_seg_v2(dseg, wr->sg_list + i);
|
|
dseg++;
|
|
}
|
|
}
|
|
} else {
|
|
roce_set_field(rc_sq_wqe->byte_20,
|
|
V2_RC_SEND_WQE_BYTE_20_MSG_START_SGE_IDX_M,
|
|
V2_RC_SEND_WQE_BYTE_20_MSG_START_SGE_IDX_S,
|
|
(*sge_ind) & (qp->sge.sge_cnt - 1));
|
|
|
|
for (i = 0; i < HNS_ROCE_V2_UC_RC_SGE_NUM_IN_WQE; i++) {
|
|
if (likely(wr->sg_list[i].length)) {
|
|
set_data_seg_v2(dseg, wr->sg_list + i);
|
|
dseg++;
|
|
}
|
|
}
|
|
|
|
set_extend_sge(qp, wr, sge_ind);
|
|
}
|
|
|
|
roce_set_field(rc_sq_wqe->byte_16,
|
|
V2_RC_SEND_WQE_BYTE_16_SGE_NUM_M,
|
|
V2_RC_SEND_WQE_BYTE_16_SGE_NUM_S, wr->num_sge);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_v2_post_send(struct ib_qp *ibqp,
|
|
const struct ib_send_wr *wr,
|
|
const struct ib_send_wr **bad_wr)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_ah *ah = to_hr_ah(ud_wr(wr)->ah);
|
|
struct hns_roce_v2_ud_send_wqe *ud_sq_wqe;
|
|
struct hns_roce_v2_rc_send_wqe *rc_sq_wqe;
|
|
struct hns_roce_qp *qp = to_hr_qp(ibqp);
|
|
struct device *dev = hr_dev->dev;
|
|
struct hns_roce_v2_db sq_db;
|
|
unsigned int sge_ind = 0;
|
|
unsigned int owner_bit;
|
|
unsigned long flags;
|
|
unsigned int ind;
|
|
void *wqe = NULL;
|
|
bool loopback;
|
|
u32 tmp_len;
|
|
int ret = 0;
|
|
u8 *smac;
|
|
int nreq;
|
|
int i;
|
|
|
|
if (unlikely(ibqp->qp_type != IB_QPT_RC &&
|
|
ibqp->qp_type != IB_QPT_GSI &&
|
|
ibqp->qp_type != IB_QPT_UD)) {
|
|
dev_err(dev, "Not supported QP(0x%x)type!\n", ibqp->qp_type);
|
|
*bad_wr = wr;
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
if (unlikely(qp->state == IB_QPS_RESET || qp->state == IB_QPS_INIT ||
|
|
qp->state == IB_QPS_RTR)) {
|
|
dev_err(dev, "Post WQE fail, QP state %d err!\n", qp->state);
|
|
*bad_wr = wr;
|
|
return -EINVAL;
|
|
}
|
|
|
|
spin_lock_irqsave(&qp->sq.lock, flags);
|
|
ind = qp->sq_next_wqe;
|
|
sge_ind = qp->next_sge;
|
|
|
|
for (nreq = 0; wr; ++nreq, wr = wr->next) {
|
|
if (hns_roce_wq_overflow(&qp->sq, nreq, qp->ibqp.send_cq)) {
|
|
ret = -ENOMEM;
|
|
*bad_wr = wr;
|
|
goto out;
|
|
}
|
|
|
|
if (unlikely(wr->num_sge > qp->sq.max_gs)) {
|
|
dev_err(dev, "num_sge=%d > qp->sq.max_gs=%d\n",
|
|
wr->num_sge, qp->sq.max_gs);
|
|
ret = -EINVAL;
|
|
*bad_wr = wr;
|
|
goto out;
|
|
}
|
|
|
|
wqe = get_send_wqe(qp, ind & (qp->sq.wqe_cnt - 1));
|
|
qp->sq.wrid[(qp->sq.head + nreq) & (qp->sq.wqe_cnt - 1)] =
|
|
wr->wr_id;
|
|
|
|
owner_bit =
|
|
~(((qp->sq.head + nreq) >> ilog2(qp->sq.wqe_cnt)) & 0x1);
|
|
tmp_len = 0;
|
|
|
|
/* Corresponding to the QP type, wqe process separately */
|
|
if (ibqp->qp_type == IB_QPT_GSI) {
|
|
ud_sq_wqe = wqe;
|
|
memset(ud_sq_wqe, 0, sizeof(*ud_sq_wqe));
|
|
|
|
roce_set_field(ud_sq_wqe->dmac, V2_UD_SEND_WQE_DMAC_0_M,
|
|
V2_UD_SEND_WQE_DMAC_0_S, ah->av.mac[0]);
|
|
roce_set_field(ud_sq_wqe->dmac, V2_UD_SEND_WQE_DMAC_1_M,
|
|
V2_UD_SEND_WQE_DMAC_1_S, ah->av.mac[1]);
|
|
roce_set_field(ud_sq_wqe->dmac, V2_UD_SEND_WQE_DMAC_2_M,
|
|
V2_UD_SEND_WQE_DMAC_2_S, ah->av.mac[2]);
|
|
roce_set_field(ud_sq_wqe->dmac, V2_UD_SEND_WQE_DMAC_3_M,
|
|
V2_UD_SEND_WQE_DMAC_3_S, ah->av.mac[3]);
|
|
roce_set_field(ud_sq_wqe->byte_48,
|
|
V2_UD_SEND_WQE_BYTE_48_DMAC_4_M,
|
|
V2_UD_SEND_WQE_BYTE_48_DMAC_4_S,
|
|
ah->av.mac[4]);
|
|
roce_set_field(ud_sq_wqe->byte_48,
|
|
V2_UD_SEND_WQE_BYTE_48_DMAC_5_M,
|
|
V2_UD_SEND_WQE_BYTE_48_DMAC_5_S,
|
|
ah->av.mac[5]);
|
|
|
|
/* MAC loopback */
|
|
smac = (u8 *)hr_dev->dev_addr[qp->port];
|
|
loopback = ether_addr_equal_unaligned(ah->av.mac,
|
|
smac) ? 1 : 0;
|
|
|
|
roce_set_bit(ud_sq_wqe->byte_40,
|
|
V2_UD_SEND_WQE_BYTE_40_LBI_S, loopback);
|
|
|
|
roce_set_field(ud_sq_wqe->byte_4,
|
|
V2_UD_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_UD_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_SEND);
|
|
|
|
for (i = 0; i < wr->num_sge; i++)
|
|
tmp_len += wr->sg_list[i].length;
|
|
|
|
ud_sq_wqe->msg_len =
|
|
cpu_to_le32(le32_to_cpu(ud_sq_wqe->msg_len) + tmp_len);
|
|
|
|
switch (wr->opcode) {
|
|
case IB_WR_SEND_WITH_IMM:
|
|
case IB_WR_RDMA_WRITE_WITH_IMM:
|
|
ud_sq_wqe->immtdata =
|
|
cpu_to_le32(be32_to_cpu(wr->ex.imm_data));
|
|
break;
|
|
default:
|
|
ud_sq_wqe->immtdata = 0;
|
|
break;
|
|
}
|
|
|
|
/* Set sig attr */
|
|
roce_set_bit(ud_sq_wqe->byte_4,
|
|
V2_UD_SEND_WQE_BYTE_4_CQE_S,
|
|
(wr->send_flags & IB_SEND_SIGNALED) ? 1 : 0);
|
|
|
|
/* Set se attr */
|
|
roce_set_bit(ud_sq_wqe->byte_4,
|
|
V2_UD_SEND_WQE_BYTE_4_SE_S,
|
|
(wr->send_flags & IB_SEND_SOLICITED) ? 1 : 0);
|
|
|
|
roce_set_bit(ud_sq_wqe->byte_4,
|
|
V2_UD_SEND_WQE_BYTE_4_OWNER_S, owner_bit);
|
|
|
|
roce_set_field(ud_sq_wqe->byte_16,
|
|
V2_UD_SEND_WQE_BYTE_16_PD_M,
|
|
V2_UD_SEND_WQE_BYTE_16_PD_S,
|
|
to_hr_pd(ibqp->pd)->pdn);
|
|
|
|
roce_set_field(ud_sq_wqe->byte_16,
|
|
V2_UD_SEND_WQE_BYTE_16_SGE_NUM_M,
|
|
V2_UD_SEND_WQE_BYTE_16_SGE_NUM_S,
|
|
wr->num_sge);
|
|
|
|
roce_set_field(ud_sq_wqe->byte_20,
|
|
V2_UD_SEND_WQE_BYTE_20_MSG_START_SGE_IDX_M,
|
|
V2_UD_SEND_WQE_BYTE_20_MSG_START_SGE_IDX_S,
|
|
sge_ind & (qp->sge.sge_cnt - 1));
|
|
|
|
roce_set_field(ud_sq_wqe->byte_24,
|
|
V2_UD_SEND_WQE_BYTE_24_UDPSPN_M,
|
|
V2_UD_SEND_WQE_BYTE_24_UDPSPN_S, 0);
|
|
ud_sq_wqe->qkey =
|
|
cpu_to_le32(ud_wr(wr)->remote_qkey & 0x80000000 ?
|
|
qp->qkey : ud_wr(wr)->remote_qkey);
|
|
roce_set_field(ud_sq_wqe->byte_32,
|
|
V2_UD_SEND_WQE_BYTE_32_DQPN_M,
|
|
V2_UD_SEND_WQE_BYTE_32_DQPN_S,
|
|
ud_wr(wr)->remote_qpn);
|
|
|
|
roce_set_field(ud_sq_wqe->byte_36,
|
|
V2_UD_SEND_WQE_BYTE_36_VLAN_M,
|
|
V2_UD_SEND_WQE_BYTE_36_VLAN_S,
|
|
le16_to_cpu(ah->av.vlan));
|
|
roce_set_field(ud_sq_wqe->byte_36,
|
|
V2_UD_SEND_WQE_BYTE_36_HOPLIMIT_M,
|
|
V2_UD_SEND_WQE_BYTE_36_HOPLIMIT_S,
|
|
ah->av.hop_limit);
|
|
roce_set_field(ud_sq_wqe->byte_36,
|
|
V2_UD_SEND_WQE_BYTE_36_TCLASS_M,
|
|
V2_UD_SEND_WQE_BYTE_36_TCLASS_S,
|
|
ah->av.sl_tclass_flowlabel >>
|
|
HNS_ROCE_TCLASS_SHIFT);
|
|
roce_set_field(ud_sq_wqe->byte_40,
|
|
V2_UD_SEND_WQE_BYTE_40_FLOW_LABEL_M,
|
|
V2_UD_SEND_WQE_BYTE_40_FLOW_LABEL_S,
|
|
ah->av.sl_tclass_flowlabel &
|
|
HNS_ROCE_FLOW_LABEL_MASK);
|
|
roce_set_field(ud_sq_wqe->byte_40,
|
|
V2_UD_SEND_WQE_BYTE_40_SL_M,
|
|
V2_UD_SEND_WQE_BYTE_40_SL_S,
|
|
le32_to_cpu(ah->av.sl_tclass_flowlabel) >>
|
|
HNS_ROCE_SL_SHIFT);
|
|
roce_set_field(ud_sq_wqe->byte_40,
|
|
V2_UD_SEND_WQE_BYTE_40_PORTN_M,
|
|
V2_UD_SEND_WQE_BYTE_40_PORTN_S,
|
|
qp->port);
|
|
|
|
roce_set_field(ud_sq_wqe->byte_48,
|
|
V2_UD_SEND_WQE_BYTE_48_SGID_INDX_M,
|
|
V2_UD_SEND_WQE_BYTE_48_SGID_INDX_S,
|
|
hns_get_gid_index(hr_dev, qp->phy_port,
|
|
ah->av.gid_index));
|
|
|
|
memcpy(&ud_sq_wqe->dgid[0], &ah->av.dgid[0],
|
|
GID_LEN_V2);
|
|
|
|
set_extend_sge(qp, wr, &sge_ind);
|
|
ind++;
|
|
} else if (ibqp->qp_type == IB_QPT_RC) {
|
|
rc_sq_wqe = wqe;
|
|
memset(rc_sq_wqe, 0, sizeof(*rc_sq_wqe));
|
|
for (i = 0; i < wr->num_sge; i++)
|
|
tmp_len += wr->sg_list[i].length;
|
|
|
|
rc_sq_wqe->msg_len =
|
|
cpu_to_le32(le32_to_cpu(rc_sq_wqe->msg_len) + tmp_len);
|
|
|
|
switch (wr->opcode) {
|
|
case IB_WR_SEND_WITH_IMM:
|
|
case IB_WR_RDMA_WRITE_WITH_IMM:
|
|
rc_sq_wqe->immtdata =
|
|
cpu_to_le32(be32_to_cpu(wr->ex.imm_data));
|
|
break;
|
|
case IB_WR_SEND_WITH_INV:
|
|
rc_sq_wqe->inv_key =
|
|
cpu_to_le32(wr->ex.invalidate_rkey);
|
|
break;
|
|
default:
|
|
rc_sq_wqe->immtdata = 0;
|
|
break;
|
|
}
|
|
|
|
roce_set_bit(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_FENCE_S,
|
|
(wr->send_flags & IB_SEND_FENCE) ? 1 : 0);
|
|
|
|
roce_set_bit(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_SE_S,
|
|
(wr->send_flags & IB_SEND_SOLICITED) ? 1 : 0);
|
|
|
|
roce_set_bit(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_CQE_S,
|
|
(wr->send_flags & IB_SEND_SIGNALED) ? 1 : 0);
|
|
|
|
roce_set_bit(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OWNER_S, owner_bit);
|
|
|
|
switch (wr->opcode) {
|
|
case IB_WR_RDMA_READ:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_RDMA_READ);
|
|
rc_sq_wqe->rkey =
|
|
cpu_to_le32(rdma_wr(wr)->rkey);
|
|
rc_sq_wqe->va =
|
|
cpu_to_le64(rdma_wr(wr)->remote_addr);
|
|
break;
|
|
case IB_WR_RDMA_WRITE:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_RDMA_WRITE);
|
|
rc_sq_wqe->rkey =
|
|
cpu_to_le32(rdma_wr(wr)->rkey);
|
|
rc_sq_wqe->va =
|
|
cpu_to_le64(rdma_wr(wr)->remote_addr);
|
|
break;
|
|
case IB_WR_RDMA_WRITE_WITH_IMM:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_RDMA_WRITE_WITH_IMM);
|
|
rc_sq_wqe->rkey =
|
|
cpu_to_le32(rdma_wr(wr)->rkey);
|
|
rc_sq_wqe->va =
|
|
cpu_to_le64(rdma_wr(wr)->remote_addr);
|
|
break;
|
|
case IB_WR_SEND:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_SEND);
|
|
break;
|
|
case IB_WR_SEND_WITH_INV:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_SEND_WITH_INV);
|
|
break;
|
|
case IB_WR_SEND_WITH_IMM:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_SEND_WITH_IMM);
|
|
break;
|
|
case IB_WR_LOCAL_INV:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_LOCAL_INV);
|
|
break;
|
|
case IB_WR_ATOMIC_CMP_AND_SWP:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_ATOM_CMP_AND_SWAP);
|
|
break;
|
|
case IB_WR_ATOMIC_FETCH_AND_ADD:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_ATOM_FETCH_AND_ADD);
|
|
break;
|
|
case IB_WR_MASKED_ATOMIC_CMP_AND_SWP:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_ATOM_MSK_CMP_AND_SWAP);
|
|
break;
|
|
case IB_WR_MASKED_ATOMIC_FETCH_AND_ADD:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_ATOM_MSK_FETCH_AND_ADD);
|
|
break;
|
|
default:
|
|
roce_set_field(rc_sq_wqe->byte_4,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_M,
|
|
V2_RC_SEND_WQE_BYTE_4_OPCODE_S,
|
|
HNS_ROCE_V2_WQE_OP_MASK);
|
|
break;
|
|
}
|
|
|
|
wqe += sizeof(struct hns_roce_v2_rc_send_wqe);
|
|
|
|
ret = set_rwqe_data_seg(ibqp, wr, rc_sq_wqe, wqe,
|
|
&sge_ind, bad_wr);
|
|
if (ret)
|
|
goto out;
|
|
ind++;
|
|
} else {
|
|
dev_err(dev, "Illegal qp_type(0x%x)\n", ibqp->qp_type);
|
|
spin_unlock_irqrestore(&qp->sq.lock, flags);
|
|
*bad_wr = wr;
|
|
return -EOPNOTSUPP;
|
|
}
|
|
}
|
|
|
|
out:
|
|
if (likely(nreq)) {
|
|
qp->sq.head += nreq;
|
|
/* Memory barrier */
|
|
wmb();
|
|
|
|
sq_db.byte_4 = 0;
|
|
sq_db.parameter = 0;
|
|
|
|
roce_set_field(sq_db.byte_4, V2_DB_BYTE_4_TAG_M,
|
|
V2_DB_BYTE_4_TAG_S, qp->doorbell_qpn);
|
|
roce_set_field(sq_db.byte_4, V2_DB_BYTE_4_CMD_M,
|
|
V2_DB_BYTE_4_CMD_S, HNS_ROCE_V2_SQ_DB);
|
|
roce_set_field(sq_db.parameter, V2_DB_PARAMETER_IDX_M,
|
|
V2_DB_PARAMETER_IDX_S,
|
|
qp->sq.head & ((qp->sq.wqe_cnt << 1) - 1));
|
|
roce_set_field(sq_db.parameter, V2_DB_PARAMETER_SL_M,
|
|
V2_DB_PARAMETER_SL_S, qp->sl);
|
|
|
|
hns_roce_write64_k((__le32 *)&sq_db, qp->sq.db_reg_l);
|
|
|
|
qp->sq_next_wqe = ind;
|
|
qp->next_sge = sge_ind;
|
|
}
|
|
|
|
spin_unlock_irqrestore(&qp->sq.lock, flags);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_v2_post_recv(struct ib_qp *ibqp,
|
|
const struct ib_recv_wr *wr,
|
|
const struct ib_recv_wr **bad_wr)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_qp *hr_qp = to_hr_qp(ibqp);
|
|
struct hns_roce_v2_wqe_data_seg *dseg;
|
|
struct hns_roce_rinl_sge *sge_list;
|
|
struct device *dev = hr_dev->dev;
|
|
unsigned long flags;
|
|
void *wqe = NULL;
|
|
int ret = 0;
|
|
int nreq;
|
|
int ind;
|
|
int i;
|
|
|
|
spin_lock_irqsave(&hr_qp->rq.lock, flags);
|
|
ind = hr_qp->rq.head & (hr_qp->rq.wqe_cnt - 1);
|
|
|
|
if (hr_qp->state == IB_QPS_RESET) {
|
|
spin_unlock_irqrestore(&hr_qp->rq.lock, flags);
|
|
*bad_wr = wr;
|
|
return -EINVAL;
|
|
}
|
|
|
|
for (nreq = 0; wr; ++nreq, wr = wr->next) {
|
|
if (hns_roce_wq_overflow(&hr_qp->rq, nreq,
|
|
hr_qp->ibqp.recv_cq)) {
|
|
ret = -ENOMEM;
|
|
*bad_wr = wr;
|
|
goto out;
|
|
}
|
|
|
|
if (unlikely(wr->num_sge > hr_qp->rq.max_gs)) {
|
|
dev_err(dev, "rq:num_sge=%d > qp->sq.max_gs=%d\n",
|
|
wr->num_sge, hr_qp->rq.max_gs);
|
|
ret = -EINVAL;
|
|
*bad_wr = wr;
|
|
goto out;
|
|
}
|
|
|
|
wqe = get_recv_wqe(hr_qp, ind);
|
|
dseg = (struct hns_roce_v2_wqe_data_seg *)wqe;
|
|
for (i = 0; i < wr->num_sge; i++) {
|
|
if (!wr->sg_list[i].length)
|
|
continue;
|
|
set_data_seg_v2(dseg, wr->sg_list + i);
|
|
dseg++;
|
|
}
|
|
|
|
if (i < hr_qp->rq.max_gs) {
|
|
dseg->lkey = cpu_to_le32(HNS_ROCE_INVALID_LKEY);
|
|
dseg->addr = 0;
|
|
}
|
|
|
|
/* rq support inline data */
|
|
if (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_RQ_INLINE) {
|
|
sge_list = hr_qp->rq_inl_buf.wqe_list[ind].sg_list;
|
|
hr_qp->rq_inl_buf.wqe_list[ind].sge_cnt =
|
|
(u32)wr->num_sge;
|
|
for (i = 0; i < wr->num_sge; i++) {
|
|
sge_list[i].addr =
|
|
(void *)(u64)wr->sg_list[i].addr;
|
|
sge_list[i].len = wr->sg_list[i].length;
|
|
}
|
|
}
|
|
|
|
hr_qp->rq.wrid[ind] = wr->wr_id;
|
|
|
|
ind = (ind + 1) & (hr_qp->rq.wqe_cnt - 1);
|
|
}
|
|
|
|
out:
|
|
if (likely(nreq)) {
|
|
hr_qp->rq.head += nreq;
|
|
/* Memory barrier */
|
|
wmb();
|
|
|
|
*hr_qp->rdb.db_record = hr_qp->rq.head & 0xffff;
|
|
}
|
|
spin_unlock_irqrestore(&hr_qp->rq.lock, flags);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_cmq_space(struct hns_roce_v2_cmq_ring *ring)
|
|
{
|
|
int ntu = ring->next_to_use;
|
|
int ntc = ring->next_to_clean;
|
|
int used = (ntu - ntc + ring->desc_num) % ring->desc_num;
|
|
|
|
return ring->desc_num - used - 1;
|
|
}
|
|
|
|
static int hns_roce_alloc_cmq_desc(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_v2_cmq_ring *ring)
|
|
{
|
|
int size = ring->desc_num * sizeof(struct hns_roce_cmq_desc);
|
|
|
|
ring->desc = kzalloc(size, GFP_KERNEL);
|
|
if (!ring->desc)
|
|
return -ENOMEM;
|
|
|
|
ring->desc_dma_addr = dma_map_single(hr_dev->dev, ring->desc, size,
|
|
DMA_BIDIRECTIONAL);
|
|
if (dma_mapping_error(hr_dev->dev, ring->desc_dma_addr)) {
|
|
ring->desc_dma_addr = 0;
|
|
kfree(ring->desc);
|
|
ring->desc = NULL;
|
|
return -ENOMEM;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void hns_roce_free_cmq_desc(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_v2_cmq_ring *ring)
|
|
{
|
|
dma_unmap_single(hr_dev->dev, ring->desc_dma_addr,
|
|
ring->desc_num * sizeof(struct hns_roce_cmq_desc),
|
|
DMA_BIDIRECTIONAL);
|
|
|
|
ring->desc_dma_addr = 0;
|
|
kfree(ring->desc);
|
|
}
|
|
|
|
static int hns_roce_init_cmq_ring(struct hns_roce_dev *hr_dev, bool ring_type)
|
|
{
|
|
struct hns_roce_v2_priv *priv = (struct hns_roce_v2_priv *)hr_dev->priv;
|
|
struct hns_roce_v2_cmq_ring *ring = (ring_type == TYPE_CSQ) ?
|
|
&priv->cmq.csq : &priv->cmq.crq;
|
|
|
|
ring->flag = ring_type;
|
|
ring->next_to_clean = 0;
|
|
ring->next_to_use = 0;
|
|
|
|
return hns_roce_alloc_cmq_desc(hr_dev, ring);
|
|
}
|
|
|
|
static void hns_roce_cmq_init_regs(struct hns_roce_dev *hr_dev, bool ring_type)
|
|
{
|
|
struct hns_roce_v2_priv *priv = (struct hns_roce_v2_priv *)hr_dev->priv;
|
|
struct hns_roce_v2_cmq_ring *ring = (ring_type == TYPE_CSQ) ?
|
|
&priv->cmq.csq : &priv->cmq.crq;
|
|
dma_addr_t dma = ring->desc_dma_addr;
|
|
|
|
if (ring_type == TYPE_CSQ) {
|
|
roce_write(hr_dev, ROCEE_TX_CMQ_BASEADDR_L_REG, (u32)dma);
|
|
roce_write(hr_dev, ROCEE_TX_CMQ_BASEADDR_H_REG,
|
|
upper_32_bits(dma));
|
|
roce_write(hr_dev, ROCEE_TX_CMQ_DEPTH_REG,
|
|
(ring->desc_num >> HNS_ROCE_CMQ_DESC_NUM_S) |
|
|
HNS_ROCE_CMQ_ENABLE);
|
|
roce_write(hr_dev, ROCEE_TX_CMQ_HEAD_REG, 0);
|
|
roce_write(hr_dev, ROCEE_TX_CMQ_TAIL_REG, 0);
|
|
} else {
|
|
roce_write(hr_dev, ROCEE_RX_CMQ_BASEADDR_L_REG, (u32)dma);
|
|
roce_write(hr_dev, ROCEE_RX_CMQ_BASEADDR_H_REG,
|
|
upper_32_bits(dma));
|
|
roce_write(hr_dev, ROCEE_RX_CMQ_DEPTH_REG,
|
|
(ring->desc_num >> HNS_ROCE_CMQ_DESC_NUM_S) |
|
|
HNS_ROCE_CMQ_ENABLE);
|
|
roce_write(hr_dev, ROCEE_RX_CMQ_HEAD_REG, 0);
|
|
roce_write(hr_dev, ROCEE_RX_CMQ_TAIL_REG, 0);
|
|
}
|
|
}
|
|
|
|
static int hns_roce_v2_cmq_init(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_v2_priv *priv = (struct hns_roce_v2_priv *)hr_dev->priv;
|
|
int ret;
|
|
|
|
/* Setup the queue entries for command queue */
|
|
priv->cmq.csq.desc_num = CMD_CSQ_DESC_NUM;
|
|
priv->cmq.crq.desc_num = CMD_CRQ_DESC_NUM;
|
|
|
|
/* Setup the lock for command queue */
|
|
spin_lock_init(&priv->cmq.csq.lock);
|
|
spin_lock_init(&priv->cmq.crq.lock);
|
|
|
|
/* Setup Tx write back timeout */
|
|
priv->cmq.tx_timeout = HNS_ROCE_CMQ_TX_TIMEOUT;
|
|
|
|
/* Init CSQ */
|
|
ret = hns_roce_init_cmq_ring(hr_dev, TYPE_CSQ);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "Init CSQ error, ret = %d.\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
/* Init CRQ */
|
|
ret = hns_roce_init_cmq_ring(hr_dev, TYPE_CRQ);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "Init CRQ error, ret = %d.\n", ret);
|
|
goto err_crq;
|
|
}
|
|
|
|
/* Init CSQ REG */
|
|
hns_roce_cmq_init_regs(hr_dev, TYPE_CSQ);
|
|
|
|
/* Init CRQ REG */
|
|
hns_roce_cmq_init_regs(hr_dev, TYPE_CRQ);
|
|
|
|
return 0;
|
|
|
|
err_crq:
|
|
hns_roce_free_cmq_desc(hr_dev, &priv->cmq.csq);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void hns_roce_v2_cmq_exit(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_v2_priv *priv = (struct hns_roce_v2_priv *)hr_dev->priv;
|
|
|
|
hns_roce_free_cmq_desc(hr_dev, &priv->cmq.csq);
|
|
hns_roce_free_cmq_desc(hr_dev, &priv->cmq.crq);
|
|
}
|
|
|
|
static void hns_roce_cmq_setup_basic_desc(struct hns_roce_cmq_desc *desc,
|
|
enum hns_roce_opcode_type opcode,
|
|
bool is_read)
|
|
{
|
|
memset((void *)desc, 0, sizeof(struct hns_roce_cmq_desc));
|
|
desc->opcode = cpu_to_le16(opcode);
|
|
desc->flag =
|
|
cpu_to_le16(HNS_ROCE_CMD_FLAG_NO_INTR | HNS_ROCE_CMD_FLAG_IN);
|
|
if (is_read)
|
|
desc->flag |= cpu_to_le16(HNS_ROCE_CMD_FLAG_WR);
|
|
else
|
|
desc->flag &= cpu_to_le16(~HNS_ROCE_CMD_FLAG_WR);
|
|
}
|
|
|
|
static int hns_roce_cmq_csq_done(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_v2_priv *priv = (struct hns_roce_v2_priv *)hr_dev->priv;
|
|
u32 head = roce_read(hr_dev, ROCEE_TX_CMQ_HEAD_REG);
|
|
|
|
return head == priv->cmq.csq.next_to_use;
|
|
}
|
|
|
|
static int hns_roce_cmq_csq_clean(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_v2_priv *priv = (struct hns_roce_v2_priv *)hr_dev->priv;
|
|
struct hns_roce_v2_cmq_ring *csq = &priv->cmq.csq;
|
|
struct hns_roce_cmq_desc *desc;
|
|
u16 ntc = csq->next_to_clean;
|
|
u32 head;
|
|
int clean = 0;
|
|
|
|
desc = &csq->desc[ntc];
|
|
head = roce_read(hr_dev, ROCEE_TX_CMQ_HEAD_REG);
|
|
while (head != ntc) {
|
|
memset(desc, 0, sizeof(*desc));
|
|
ntc++;
|
|
if (ntc == csq->desc_num)
|
|
ntc = 0;
|
|
desc = &csq->desc[ntc];
|
|
clean++;
|
|
}
|
|
csq->next_to_clean = ntc;
|
|
|
|
return clean;
|
|
}
|
|
|
|
static int hns_roce_cmq_send(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_cmq_desc *desc, int num)
|
|
{
|
|
struct hns_roce_v2_priv *priv = (struct hns_roce_v2_priv *)hr_dev->priv;
|
|
struct hns_roce_v2_cmq_ring *csq = &priv->cmq.csq;
|
|
struct hns_roce_cmq_desc *desc_to_use;
|
|
bool complete = false;
|
|
u32 timeout = 0;
|
|
int handle = 0;
|
|
u16 desc_ret;
|
|
int ret = 0;
|
|
int ntc;
|
|
|
|
if (hr_dev->is_reset)
|
|
return 0;
|
|
|
|
spin_lock_bh(&csq->lock);
|
|
|
|
if (num > hns_roce_cmq_space(csq)) {
|
|
spin_unlock_bh(&csq->lock);
|
|
return -EBUSY;
|
|
}
|
|
|
|
/*
|
|
* Record the location of desc in the cmq for this time
|
|
* which will be use for hardware to write back
|
|
*/
|
|
ntc = csq->next_to_use;
|
|
|
|
while (handle < num) {
|
|
desc_to_use = &csq->desc[csq->next_to_use];
|
|
*desc_to_use = desc[handle];
|
|
dev_dbg(hr_dev->dev, "set cmq desc:\n");
|
|
csq->next_to_use++;
|
|
if (csq->next_to_use == csq->desc_num)
|
|
csq->next_to_use = 0;
|
|
handle++;
|
|
}
|
|
|
|
/* Write to hardware */
|
|
roce_write(hr_dev, ROCEE_TX_CMQ_TAIL_REG, csq->next_to_use);
|
|
|
|
/*
|
|
* If the command is sync, wait for the firmware to write back,
|
|
* if multi descriptors to be sent, use the first one to check
|
|
*/
|
|
if ((desc->flag) & HNS_ROCE_CMD_FLAG_NO_INTR) {
|
|
do {
|
|
if (hns_roce_cmq_csq_done(hr_dev))
|
|
break;
|
|
udelay(1);
|
|
timeout++;
|
|
} while (timeout < priv->cmq.tx_timeout);
|
|
}
|
|
|
|
if (hns_roce_cmq_csq_done(hr_dev)) {
|
|
complete = true;
|
|
handle = 0;
|
|
while (handle < num) {
|
|
/* get the result of hardware write back */
|
|
desc_to_use = &csq->desc[ntc];
|
|
desc[handle] = *desc_to_use;
|
|
dev_dbg(hr_dev->dev, "Get cmq desc:\n");
|
|
desc_ret = desc[handle].retval;
|
|
if (desc_ret == CMD_EXEC_SUCCESS)
|
|
ret = 0;
|
|
else
|
|
ret = -EIO;
|
|
priv->cmq.last_status = desc_ret;
|
|
ntc++;
|
|
handle++;
|
|
if (ntc == csq->desc_num)
|
|
ntc = 0;
|
|
}
|
|
}
|
|
|
|
if (!complete)
|
|
ret = -EAGAIN;
|
|
|
|
/* clean the command send queue */
|
|
handle = hns_roce_cmq_csq_clean(hr_dev);
|
|
if (handle != num)
|
|
dev_warn(hr_dev->dev, "Cleaned %d, need to clean %d\n",
|
|
handle, num);
|
|
|
|
spin_unlock_bh(&csq->lock);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_cmq_query_hw_info(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_query_version *resp;
|
|
struct hns_roce_cmq_desc desc;
|
|
int ret;
|
|
|
|
hns_roce_cmq_setup_basic_desc(&desc, HNS_ROCE_OPC_QUERY_HW_VER, true);
|
|
ret = hns_roce_cmq_send(hr_dev, &desc, 1);
|
|
if (ret)
|
|
return ret;
|
|
|
|
resp = (struct hns_roce_query_version *)desc.data;
|
|
hr_dev->hw_rev = le32_to_cpu(resp->rocee_hw_version);
|
|
hr_dev->vendor_id = le32_to_cpu(resp->rocee_vendor_id);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_config_global_param(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_cfg_global_param *req;
|
|
struct hns_roce_cmq_desc desc;
|
|
|
|
hns_roce_cmq_setup_basic_desc(&desc, HNS_ROCE_OPC_CFG_GLOBAL_PARAM,
|
|
false);
|
|
|
|
req = (struct hns_roce_cfg_global_param *)desc.data;
|
|
memset(req, 0, sizeof(*req));
|
|
roce_set_field(req->time_cfg_udp_port,
|
|
CFG_GLOBAL_PARAM_DATA_0_ROCEE_TIME_1US_CFG_M,
|
|
CFG_GLOBAL_PARAM_DATA_0_ROCEE_TIME_1US_CFG_S, 0x3e8);
|
|
roce_set_field(req->time_cfg_udp_port,
|
|
CFG_GLOBAL_PARAM_DATA_0_ROCEE_UDP_PORT_M,
|
|
CFG_GLOBAL_PARAM_DATA_0_ROCEE_UDP_PORT_S, 0x12b7);
|
|
|
|
return hns_roce_cmq_send(hr_dev, &desc, 1);
|
|
}
|
|
|
|
static int hns_roce_query_pf_resource(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_cmq_desc desc[2];
|
|
struct hns_roce_pf_res_a *req_a;
|
|
struct hns_roce_pf_res_b *req_b;
|
|
int ret;
|
|
int i;
|
|
|
|
for (i = 0; i < 2; i++) {
|
|
hns_roce_cmq_setup_basic_desc(&desc[i],
|
|
HNS_ROCE_OPC_QUERY_PF_RES, true);
|
|
|
|
if (i == 0)
|
|
desc[i].flag |= cpu_to_le16(HNS_ROCE_CMD_FLAG_NEXT);
|
|
else
|
|
desc[i].flag &= ~cpu_to_le16(HNS_ROCE_CMD_FLAG_NEXT);
|
|
}
|
|
|
|
ret = hns_roce_cmq_send(hr_dev, desc, 2);
|
|
if (ret)
|
|
return ret;
|
|
|
|
req_a = (struct hns_roce_pf_res_a *)desc[0].data;
|
|
req_b = (struct hns_roce_pf_res_b *)desc[1].data;
|
|
|
|
hr_dev->caps.qpc_bt_num = roce_get_field(req_a->qpc_bt_idx_num,
|
|
PF_RES_DATA_1_PF_QPC_BT_NUM_M,
|
|
PF_RES_DATA_1_PF_QPC_BT_NUM_S);
|
|
hr_dev->caps.srqc_bt_num = roce_get_field(req_a->srqc_bt_idx_num,
|
|
PF_RES_DATA_2_PF_SRQC_BT_NUM_M,
|
|
PF_RES_DATA_2_PF_SRQC_BT_NUM_S);
|
|
hr_dev->caps.cqc_bt_num = roce_get_field(req_a->cqc_bt_idx_num,
|
|
PF_RES_DATA_3_PF_CQC_BT_NUM_M,
|
|
PF_RES_DATA_3_PF_CQC_BT_NUM_S);
|
|
hr_dev->caps.mpt_bt_num = roce_get_field(req_a->mpt_bt_idx_num,
|
|
PF_RES_DATA_4_PF_MPT_BT_NUM_M,
|
|
PF_RES_DATA_4_PF_MPT_BT_NUM_S);
|
|
|
|
hr_dev->caps.sl_num = roce_get_field(req_b->qid_idx_sl_num,
|
|
PF_RES_DATA_3_PF_SL_NUM_M,
|
|
PF_RES_DATA_3_PF_SL_NUM_S);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_alloc_vf_resource(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_cmq_desc desc[2];
|
|
struct hns_roce_vf_res_a *req_a;
|
|
struct hns_roce_vf_res_b *req_b;
|
|
int i;
|
|
|
|
req_a = (struct hns_roce_vf_res_a *)desc[0].data;
|
|
req_b = (struct hns_roce_vf_res_b *)desc[1].data;
|
|
memset(req_a, 0, sizeof(*req_a));
|
|
memset(req_b, 0, sizeof(*req_b));
|
|
for (i = 0; i < 2; i++) {
|
|
hns_roce_cmq_setup_basic_desc(&desc[i],
|
|
HNS_ROCE_OPC_ALLOC_VF_RES, false);
|
|
|
|
if (i == 0)
|
|
desc[i].flag |= cpu_to_le16(HNS_ROCE_CMD_FLAG_NEXT);
|
|
else
|
|
desc[i].flag &= ~cpu_to_le16(HNS_ROCE_CMD_FLAG_NEXT);
|
|
|
|
if (i == 0) {
|
|
roce_set_field(req_a->vf_qpc_bt_idx_num,
|
|
VF_RES_A_DATA_1_VF_QPC_BT_IDX_M,
|
|
VF_RES_A_DATA_1_VF_QPC_BT_IDX_S, 0);
|
|
roce_set_field(req_a->vf_qpc_bt_idx_num,
|
|
VF_RES_A_DATA_1_VF_QPC_BT_NUM_M,
|
|
VF_RES_A_DATA_1_VF_QPC_BT_NUM_S,
|
|
HNS_ROCE_VF_QPC_BT_NUM);
|
|
|
|
roce_set_field(req_a->vf_srqc_bt_idx_num,
|
|
VF_RES_A_DATA_2_VF_SRQC_BT_IDX_M,
|
|
VF_RES_A_DATA_2_VF_SRQC_BT_IDX_S, 0);
|
|
roce_set_field(req_a->vf_srqc_bt_idx_num,
|
|
VF_RES_A_DATA_2_VF_SRQC_BT_NUM_M,
|
|
VF_RES_A_DATA_2_VF_SRQC_BT_NUM_S,
|
|
HNS_ROCE_VF_SRQC_BT_NUM);
|
|
|
|
roce_set_field(req_a->vf_cqc_bt_idx_num,
|
|
VF_RES_A_DATA_3_VF_CQC_BT_IDX_M,
|
|
VF_RES_A_DATA_3_VF_CQC_BT_IDX_S, 0);
|
|
roce_set_field(req_a->vf_cqc_bt_idx_num,
|
|
VF_RES_A_DATA_3_VF_CQC_BT_NUM_M,
|
|
VF_RES_A_DATA_3_VF_CQC_BT_NUM_S,
|
|
HNS_ROCE_VF_CQC_BT_NUM);
|
|
|
|
roce_set_field(req_a->vf_mpt_bt_idx_num,
|
|
VF_RES_A_DATA_4_VF_MPT_BT_IDX_M,
|
|
VF_RES_A_DATA_4_VF_MPT_BT_IDX_S, 0);
|
|
roce_set_field(req_a->vf_mpt_bt_idx_num,
|
|
VF_RES_A_DATA_4_VF_MPT_BT_NUM_M,
|
|
VF_RES_A_DATA_4_VF_MPT_BT_NUM_S,
|
|
HNS_ROCE_VF_MPT_BT_NUM);
|
|
|
|
roce_set_field(req_a->vf_eqc_bt_idx_num,
|
|
VF_RES_A_DATA_5_VF_EQC_IDX_M,
|
|
VF_RES_A_DATA_5_VF_EQC_IDX_S, 0);
|
|
roce_set_field(req_a->vf_eqc_bt_idx_num,
|
|
VF_RES_A_DATA_5_VF_EQC_NUM_M,
|
|
VF_RES_A_DATA_5_VF_EQC_NUM_S,
|
|
HNS_ROCE_VF_EQC_NUM);
|
|
} else {
|
|
roce_set_field(req_b->vf_smac_idx_num,
|
|
VF_RES_B_DATA_1_VF_SMAC_IDX_M,
|
|
VF_RES_B_DATA_1_VF_SMAC_IDX_S, 0);
|
|
roce_set_field(req_b->vf_smac_idx_num,
|
|
VF_RES_B_DATA_1_VF_SMAC_NUM_M,
|
|
VF_RES_B_DATA_1_VF_SMAC_NUM_S,
|
|
HNS_ROCE_VF_SMAC_NUM);
|
|
|
|
roce_set_field(req_b->vf_sgid_idx_num,
|
|
VF_RES_B_DATA_2_VF_SGID_IDX_M,
|
|
VF_RES_B_DATA_2_VF_SGID_IDX_S, 0);
|
|
roce_set_field(req_b->vf_sgid_idx_num,
|
|
VF_RES_B_DATA_2_VF_SGID_NUM_M,
|
|
VF_RES_B_DATA_2_VF_SGID_NUM_S,
|
|
HNS_ROCE_VF_SGID_NUM);
|
|
|
|
roce_set_field(req_b->vf_qid_idx_sl_num,
|
|
VF_RES_B_DATA_3_VF_QID_IDX_M,
|
|
VF_RES_B_DATA_3_VF_QID_IDX_S, 0);
|
|
roce_set_field(req_b->vf_qid_idx_sl_num,
|
|
VF_RES_B_DATA_3_VF_SL_NUM_M,
|
|
VF_RES_B_DATA_3_VF_SL_NUM_S,
|
|
HNS_ROCE_VF_SL_NUM);
|
|
}
|
|
}
|
|
|
|
return hns_roce_cmq_send(hr_dev, desc, 2);
|
|
}
|
|
|
|
static int hns_roce_v2_set_bt(struct hns_roce_dev *hr_dev)
|
|
{
|
|
u8 srqc_hop_num = hr_dev->caps.srqc_hop_num;
|
|
u8 qpc_hop_num = hr_dev->caps.qpc_hop_num;
|
|
u8 cqc_hop_num = hr_dev->caps.cqc_hop_num;
|
|
u8 mpt_hop_num = hr_dev->caps.mpt_hop_num;
|
|
struct hns_roce_cfg_bt_attr *req;
|
|
struct hns_roce_cmq_desc desc;
|
|
|
|
hns_roce_cmq_setup_basic_desc(&desc, HNS_ROCE_OPC_CFG_BT_ATTR, false);
|
|
req = (struct hns_roce_cfg_bt_attr *)desc.data;
|
|
memset(req, 0, sizeof(*req));
|
|
|
|
roce_set_field(req->vf_qpc_cfg, CFG_BT_ATTR_DATA_0_VF_QPC_BA_PGSZ_M,
|
|
CFG_BT_ATTR_DATA_0_VF_QPC_BA_PGSZ_S,
|
|
hr_dev->caps.qpc_ba_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(req->vf_qpc_cfg, CFG_BT_ATTR_DATA_0_VF_QPC_BUF_PGSZ_M,
|
|
CFG_BT_ATTR_DATA_0_VF_QPC_BUF_PGSZ_S,
|
|
hr_dev->caps.qpc_buf_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(req->vf_qpc_cfg, CFG_BT_ATTR_DATA_0_VF_QPC_HOPNUM_M,
|
|
CFG_BT_ATTR_DATA_0_VF_QPC_HOPNUM_S,
|
|
qpc_hop_num == HNS_ROCE_HOP_NUM_0 ? 0 : qpc_hop_num);
|
|
|
|
roce_set_field(req->vf_srqc_cfg, CFG_BT_ATTR_DATA_1_VF_SRQC_BA_PGSZ_M,
|
|
CFG_BT_ATTR_DATA_1_VF_SRQC_BA_PGSZ_S,
|
|
hr_dev->caps.srqc_ba_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(req->vf_srqc_cfg, CFG_BT_ATTR_DATA_1_VF_SRQC_BUF_PGSZ_M,
|
|
CFG_BT_ATTR_DATA_1_VF_SRQC_BUF_PGSZ_S,
|
|
hr_dev->caps.srqc_buf_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(req->vf_srqc_cfg, CFG_BT_ATTR_DATA_1_VF_SRQC_HOPNUM_M,
|
|
CFG_BT_ATTR_DATA_1_VF_SRQC_HOPNUM_S,
|
|
srqc_hop_num == HNS_ROCE_HOP_NUM_0 ? 0 : srqc_hop_num);
|
|
|
|
roce_set_field(req->vf_cqc_cfg, CFG_BT_ATTR_DATA_2_VF_CQC_BA_PGSZ_M,
|
|
CFG_BT_ATTR_DATA_2_VF_CQC_BA_PGSZ_S,
|
|
hr_dev->caps.cqc_ba_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(req->vf_cqc_cfg, CFG_BT_ATTR_DATA_2_VF_CQC_BUF_PGSZ_M,
|
|
CFG_BT_ATTR_DATA_2_VF_CQC_BUF_PGSZ_S,
|
|
hr_dev->caps.cqc_buf_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(req->vf_cqc_cfg, CFG_BT_ATTR_DATA_2_VF_CQC_HOPNUM_M,
|
|
CFG_BT_ATTR_DATA_2_VF_CQC_HOPNUM_S,
|
|
cqc_hop_num == HNS_ROCE_HOP_NUM_0 ? 0 : cqc_hop_num);
|
|
|
|
roce_set_field(req->vf_mpt_cfg, CFG_BT_ATTR_DATA_3_VF_MPT_BA_PGSZ_M,
|
|
CFG_BT_ATTR_DATA_3_VF_MPT_BA_PGSZ_S,
|
|
hr_dev->caps.mpt_ba_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(req->vf_mpt_cfg, CFG_BT_ATTR_DATA_3_VF_MPT_BUF_PGSZ_M,
|
|
CFG_BT_ATTR_DATA_3_VF_MPT_BUF_PGSZ_S,
|
|
hr_dev->caps.mpt_buf_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(req->vf_mpt_cfg, CFG_BT_ATTR_DATA_3_VF_MPT_HOPNUM_M,
|
|
CFG_BT_ATTR_DATA_3_VF_MPT_HOPNUM_S,
|
|
mpt_hop_num == HNS_ROCE_HOP_NUM_0 ? 0 : mpt_hop_num);
|
|
|
|
return hns_roce_cmq_send(hr_dev, &desc, 1);
|
|
}
|
|
|
|
static int hns_roce_v2_profile(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_caps *caps = &hr_dev->caps;
|
|
int ret;
|
|
|
|
ret = hns_roce_cmq_query_hw_info(hr_dev);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "Query firmware version fail, ret = %d.\n",
|
|
ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = hns_roce_config_global_param(hr_dev);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "Configure global param fail, ret = %d.\n",
|
|
ret);
|
|
return ret;
|
|
}
|
|
|
|
/* Get pf resource owned by every pf */
|
|
ret = hns_roce_query_pf_resource(hr_dev);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "Query pf resource fail, ret = %d.\n",
|
|
ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = hns_roce_alloc_vf_resource(hr_dev);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "Allocate vf resource fail, ret = %d.\n",
|
|
ret);
|
|
return ret;
|
|
}
|
|
|
|
hr_dev->vendor_part_id = 0;
|
|
hr_dev->sys_image_guid = 0;
|
|
|
|
caps->num_qps = HNS_ROCE_V2_MAX_QP_NUM;
|
|
caps->max_wqes = HNS_ROCE_V2_MAX_WQE_NUM;
|
|
caps->num_cqs = HNS_ROCE_V2_MAX_CQ_NUM;
|
|
caps->max_cqes = HNS_ROCE_V2_MAX_CQE_NUM;
|
|
caps->max_sq_sg = HNS_ROCE_V2_MAX_SQ_SGE_NUM;
|
|
caps->max_rq_sg = HNS_ROCE_V2_MAX_RQ_SGE_NUM;
|
|
caps->max_sq_inline = HNS_ROCE_V2_MAX_SQ_INLINE;
|
|
caps->num_uars = HNS_ROCE_V2_UAR_NUM;
|
|
caps->phy_num_uars = HNS_ROCE_V2_PHY_UAR_NUM;
|
|
caps->num_aeq_vectors = HNS_ROCE_V2_AEQE_VEC_NUM;
|
|
caps->num_comp_vectors = HNS_ROCE_V2_COMP_VEC_NUM;
|
|
caps->num_other_vectors = HNS_ROCE_V2_ABNORMAL_VEC_NUM;
|
|
caps->num_mtpts = HNS_ROCE_V2_MAX_MTPT_NUM;
|
|
caps->num_mtt_segs = HNS_ROCE_V2_MAX_MTT_SEGS;
|
|
caps->num_cqe_segs = HNS_ROCE_V2_MAX_CQE_SEGS;
|
|
caps->num_pds = HNS_ROCE_V2_MAX_PD_NUM;
|
|
caps->max_qp_init_rdma = HNS_ROCE_V2_MAX_QP_INIT_RDMA;
|
|
caps->max_qp_dest_rdma = HNS_ROCE_V2_MAX_QP_DEST_RDMA;
|
|
caps->max_sq_desc_sz = HNS_ROCE_V2_MAX_SQ_DESC_SZ;
|
|
caps->max_rq_desc_sz = HNS_ROCE_V2_MAX_RQ_DESC_SZ;
|
|
caps->max_srq_desc_sz = HNS_ROCE_V2_MAX_SRQ_DESC_SZ;
|
|
caps->qpc_entry_sz = HNS_ROCE_V2_QPC_ENTRY_SZ;
|
|
caps->irrl_entry_sz = HNS_ROCE_V2_IRRL_ENTRY_SZ;
|
|
caps->trrl_entry_sz = HNS_ROCE_V2_TRRL_ENTRY_SZ;
|
|
caps->cqc_entry_sz = HNS_ROCE_V2_CQC_ENTRY_SZ;
|
|
caps->mtpt_entry_sz = HNS_ROCE_V2_MTPT_ENTRY_SZ;
|
|
caps->mtt_entry_sz = HNS_ROCE_V2_MTT_ENTRY_SZ;
|
|
caps->cq_entry_sz = HNS_ROCE_V2_CQE_ENTRY_SIZE;
|
|
caps->page_size_cap = HNS_ROCE_V2_PAGE_SIZE_SUPPORTED;
|
|
caps->reserved_lkey = 0;
|
|
caps->reserved_pds = 0;
|
|
caps->reserved_mrws = 1;
|
|
caps->reserved_uars = 0;
|
|
caps->reserved_cqs = 0;
|
|
|
|
caps->qpc_ba_pg_sz = 0;
|
|
caps->qpc_buf_pg_sz = 0;
|
|
caps->qpc_hop_num = HNS_ROCE_CONTEXT_HOP_NUM;
|
|
caps->srqc_ba_pg_sz = 0;
|
|
caps->srqc_buf_pg_sz = 0;
|
|
caps->srqc_hop_num = HNS_ROCE_HOP_NUM_0;
|
|
caps->cqc_ba_pg_sz = 0;
|
|
caps->cqc_buf_pg_sz = 0;
|
|
caps->cqc_hop_num = HNS_ROCE_CONTEXT_HOP_NUM;
|
|
caps->mpt_ba_pg_sz = 0;
|
|
caps->mpt_buf_pg_sz = 0;
|
|
caps->mpt_hop_num = HNS_ROCE_CONTEXT_HOP_NUM;
|
|
caps->pbl_ba_pg_sz = 0;
|
|
caps->pbl_buf_pg_sz = 0;
|
|
caps->pbl_hop_num = HNS_ROCE_PBL_HOP_NUM;
|
|
caps->mtt_ba_pg_sz = 0;
|
|
caps->mtt_buf_pg_sz = 0;
|
|
caps->mtt_hop_num = HNS_ROCE_MTT_HOP_NUM;
|
|
caps->cqe_ba_pg_sz = 0;
|
|
caps->cqe_buf_pg_sz = 0;
|
|
caps->cqe_hop_num = HNS_ROCE_CQE_HOP_NUM;
|
|
caps->eqe_ba_pg_sz = 0;
|
|
caps->eqe_buf_pg_sz = 0;
|
|
caps->eqe_hop_num = HNS_ROCE_EQE_HOP_NUM;
|
|
caps->tsq_buf_pg_sz = 0;
|
|
caps->chunk_sz = HNS_ROCE_V2_TABLE_CHUNK_SIZE;
|
|
|
|
caps->flags = HNS_ROCE_CAP_FLAG_REREG_MR |
|
|
HNS_ROCE_CAP_FLAG_ROCE_V1_V2 |
|
|
HNS_ROCE_CAP_FLAG_RQ_INLINE |
|
|
HNS_ROCE_CAP_FLAG_RECORD_DB;
|
|
caps->pkey_table_len[0] = 1;
|
|
caps->gid_table_len[0] = HNS_ROCE_V2_GID_INDEX_NUM;
|
|
caps->ceqe_depth = HNS_ROCE_V2_COMP_EQE_NUM;
|
|
caps->aeqe_depth = HNS_ROCE_V2_ASYNC_EQE_NUM;
|
|
caps->local_ca_ack_delay = 0;
|
|
caps->max_mtu = IB_MTU_4096;
|
|
|
|
ret = hns_roce_v2_set_bt(hr_dev);
|
|
if (ret)
|
|
dev_err(hr_dev->dev, "Configure bt attribute fail, ret = %d.\n",
|
|
ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_config_link_table(struct hns_roce_dev *hr_dev,
|
|
enum hns_roce_link_table_type type)
|
|
{
|
|
struct hns_roce_cmq_desc desc[2];
|
|
struct hns_roce_cfg_llm_a *req_a =
|
|
(struct hns_roce_cfg_llm_a *)desc[0].data;
|
|
struct hns_roce_cfg_llm_b *req_b =
|
|
(struct hns_roce_cfg_llm_b *)desc[1].data;
|
|
struct hns_roce_v2_priv *priv = hr_dev->priv;
|
|
struct hns_roce_link_table *link_tbl;
|
|
struct hns_roce_link_table_entry *entry;
|
|
enum hns_roce_opcode_type opcode;
|
|
u32 page_num;
|
|
int i;
|
|
|
|
switch (type) {
|
|
case TSQ_LINK_TABLE:
|
|
link_tbl = &priv->tsq;
|
|
opcode = HNS_ROCE_OPC_CFG_EXT_LLM;
|
|
break;
|
|
case TPQ_LINK_TABLE:
|
|
link_tbl = &priv->tpq;
|
|
opcode = HNS_ROCE_OPC_CFG_TMOUT_LLM;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
page_num = link_tbl->npages;
|
|
entry = link_tbl->table.buf;
|
|
memset(req_a, 0, sizeof(*req_a));
|
|
memset(req_b, 0, sizeof(*req_b));
|
|
|
|
for (i = 0; i < 2; i++) {
|
|
hns_roce_cmq_setup_basic_desc(&desc[i], opcode, false);
|
|
|
|
if (i == 0)
|
|
desc[i].flag |= cpu_to_le16(HNS_ROCE_CMD_FLAG_NEXT);
|
|
else
|
|
desc[i].flag &= ~cpu_to_le16(HNS_ROCE_CMD_FLAG_NEXT);
|
|
|
|
if (i == 0) {
|
|
req_a->base_addr_l = link_tbl->table.map & 0xffffffff;
|
|
req_a->base_addr_h = (link_tbl->table.map >> 32) &
|
|
0xffffffff;
|
|
roce_set_field(req_a->depth_pgsz_init_en,
|
|
CFG_LLM_QUE_DEPTH_M,
|
|
CFG_LLM_QUE_DEPTH_S,
|
|
link_tbl->npages);
|
|
roce_set_field(req_a->depth_pgsz_init_en,
|
|
CFG_LLM_QUE_PGSZ_M,
|
|
CFG_LLM_QUE_PGSZ_S,
|
|
link_tbl->pg_sz);
|
|
req_a->head_ba_l = entry[0].blk_ba0;
|
|
req_a->head_ba_h_nxtptr = entry[0].blk_ba1_nxt_ptr;
|
|
roce_set_field(req_a->head_ptr,
|
|
CFG_LLM_HEAD_PTR_M,
|
|
CFG_LLM_HEAD_PTR_S, 0);
|
|
} else {
|
|
req_b->tail_ba_l = entry[page_num - 1].blk_ba0;
|
|
roce_set_field(req_b->tail_ba_h,
|
|
CFG_LLM_TAIL_BA_H_M,
|
|
CFG_LLM_TAIL_BA_H_S,
|
|
entry[page_num - 1].blk_ba1_nxt_ptr &
|
|
HNS_ROCE_LINK_TABLE_BA1_M);
|
|
roce_set_field(req_b->tail_ptr,
|
|
CFG_LLM_TAIL_PTR_M,
|
|
CFG_LLM_TAIL_PTR_S,
|
|
(entry[page_num - 2].blk_ba1_nxt_ptr &
|
|
HNS_ROCE_LINK_TABLE_NXT_PTR_M) >>
|
|
HNS_ROCE_LINK_TABLE_NXT_PTR_S);
|
|
}
|
|
}
|
|
roce_set_field(req_a->depth_pgsz_init_en,
|
|
CFG_LLM_INIT_EN_M, CFG_LLM_INIT_EN_S, 1);
|
|
|
|
return hns_roce_cmq_send(hr_dev, desc, 2);
|
|
}
|
|
|
|
static int hns_roce_init_link_table(struct hns_roce_dev *hr_dev,
|
|
enum hns_roce_link_table_type type)
|
|
{
|
|
struct hns_roce_v2_priv *priv = hr_dev->priv;
|
|
struct hns_roce_link_table *link_tbl;
|
|
struct hns_roce_link_table_entry *entry;
|
|
struct device *dev = hr_dev->dev;
|
|
u32 buf_chk_sz;
|
|
dma_addr_t t;
|
|
int func_num = 1;
|
|
int pg_num_a;
|
|
int pg_num_b;
|
|
int pg_num;
|
|
int size;
|
|
int i;
|
|
|
|
switch (type) {
|
|
case TSQ_LINK_TABLE:
|
|
link_tbl = &priv->tsq;
|
|
buf_chk_sz = 1 << (hr_dev->caps.tsq_buf_pg_sz + PAGE_SHIFT);
|
|
pg_num_a = hr_dev->caps.num_qps * 8 / buf_chk_sz;
|
|
pg_num_b = hr_dev->caps.sl_num * 4 + 2;
|
|
break;
|
|
case TPQ_LINK_TABLE:
|
|
link_tbl = &priv->tpq;
|
|
buf_chk_sz = 1 << (hr_dev->caps.tpq_buf_pg_sz + PAGE_SHIFT);
|
|
pg_num_a = hr_dev->caps.num_cqs * 4 / buf_chk_sz;
|
|
pg_num_b = 2 * 4 * func_num + 2;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
pg_num = max(pg_num_a, pg_num_b);
|
|
size = pg_num * sizeof(struct hns_roce_link_table_entry);
|
|
|
|
link_tbl->table.buf = dma_alloc_coherent(dev, size,
|
|
&link_tbl->table.map,
|
|
GFP_KERNEL);
|
|
if (!link_tbl->table.buf)
|
|
goto out;
|
|
|
|
link_tbl->pg_list = kcalloc(pg_num, sizeof(*link_tbl->pg_list),
|
|
GFP_KERNEL);
|
|
if (!link_tbl->pg_list)
|
|
goto err_kcalloc_failed;
|
|
|
|
entry = link_tbl->table.buf;
|
|
for (i = 0; i < pg_num; ++i) {
|
|
link_tbl->pg_list[i].buf = dma_alloc_coherent(dev, buf_chk_sz,
|
|
&t, GFP_KERNEL);
|
|
if (!link_tbl->pg_list[i].buf)
|
|
goto err_alloc_buf_failed;
|
|
|
|
link_tbl->pg_list[i].map = t;
|
|
memset(link_tbl->pg_list[i].buf, 0, buf_chk_sz);
|
|
|
|
entry[i].blk_ba0 = (t >> 12) & 0xffffffff;
|
|
roce_set_field(entry[i].blk_ba1_nxt_ptr,
|
|
HNS_ROCE_LINK_TABLE_BA1_M,
|
|
HNS_ROCE_LINK_TABLE_BA1_S,
|
|
t >> 44);
|
|
|
|
if (i < (pg_num - 1))
|
|
roce_set_field(entry[i].blk_ba1_nxt_ptr,
|
|
HNS_ROCE_LINK_TABLE_NXT_PTR_M,
|
|
HNS_ROCE_LINK_TABLE_NXT_PTR_S,
|
|
i + 1);
|
|
}
|
|
link_tbl->npages = pg_num;
|
|
link_tbl->pg_sz = buf_chk_sz;
|
|
|
|
return hns_roce_config_link_table(hr_dev, type);
|
|
|
|
err_alloc_buf_failed:
|
|
for (i -= 1; i >= 0; i--)
|
|
dma_free_coherent(dev, buf_chk_sz,
|
|
link_tbl->pg_list[i].buf,
|
|
link_tbl->pg_list[i].map);
|
|
kfree(link_tbl->pg_list);
|
|
|
|
err_kcalloc_failed:
|
|
dma_free_coherent(dev, size, link_tbl->table.buf,
|
|
link_tbl->table.map);
|
|
|
|
out:
|
|
return -ENOMEM;
|
|
}
|
|
|
|
static void hns_roce_free_link_table(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_link_table *link_tbl)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
int size;
|
|
int i;
|
|
|
|
size = link_tbl->npages * sizeof(struct hns_roce_link_table_entry);
|
|
|
|
for (i = 0; i < link_tbl->npages; ++i)
|
|
if (link_tbl->pg_list[i].buf)
|
|
dma_free_coherent(dev, link_tbl->pg_sz,
|
|
link_tbl->pg_list[i].buf,
|
|
link_tbl->pg_list[i].map);
|
|
kfree(link_tbl->pg_list);
|
|
|
|
dma_free_coherent(dev, size, link_tbl->table.buf,
|
|
link_tbl->table.map);
|
|
}
|
|
|
|
static int hns_roce_v2_init(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_v2_priv *priv = hr_dev->priv;
|
|
int ret;
|
|
|
|
/* TSQ includes SQ doorbell and ack doorbell */
|
|
ret = hns_roce_init_link_table(hr_dev, TSQ_LINK_TABLE);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "TSQ init failed, ret = %d.\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
ret = hns_roce_init_link_table(hr_dev, TPQ_LINK_TABLE);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "TPQ init failed, ret = %d.\n", ret);
|
|
goto err_tpq_init_failed;
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_tpq_init_failed:
|
|
hns_roce_free_link_table(hr_dev, &priv->tsq);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void hns_roce_v2_exit(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_v2_priv *priv = hr_dev->priv;
|
|
|
|
hns_roce_free_link_table(hr_dev, &priv->tpq);
|
|
hns_roce_free_link_table(hr_dev, &priv->tsq);
|
|
}
|
|
|
|
static int hns_roce_v2_cmd_pending(struct hns_roce_dev *hr_dev)
|
|
{
|
|
u32 status = readl(hr_dev->reg_base + ROCEE_VF_MB_STATUS_REG);
|
|
|
|
return status >> HNS_ROCE_HW_RUN_BIT_SHIFT;
|
|
}
|
|
|
|
static int hns_roce_v2_cmd_complete(struct hns_roce_dev *hr_dev)
|
|
{
|
|
u32 status = readl(hr_dev->reg_base + ROCEE_VF_MB_STATUS_REG);
|
|
|
|
return status & HNS_ROCE_HW_MB_STATUS_MASK;
|
|
}
|
|
|
|
static int hns_roce_v2_post_mbox(struct hns_roce_dev *hr_dev, u64 in_param,
|
|
u64 out_param, u32 in_modifier, u8 op_modifier,
|
|
u16 op, u16 token, int event)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
u32 __iomem *hcr = (u32 __iomem *)(hr_dev->reg_base +
|
|
ROCEE_VF_MB_CFG0_REG);
|
|
unsigned long end;
|
|
u32 val0 = 0;
|
|
u32 val1 = 0;
|
|
|
|
end = msecs_to_jiffies(HNS_ROCE_V2_GO_BIT_TIMEOUT_MSECS) + jiffies;
|
|
while (hns_roce_v2_cmd_pending(hr_dev)) {
|
|
if (time_after(jiffies, end)) {
|
|
dev_dbg(dev, "jiffies=%d end=%d\n", (int)jiffies,
|
|
(int)end);
|
|
return -EAGAIN;
|
|
}
|
|
cond_resched();
|
|
}
|
|
|
|
roce_set_field(val0, HNS_ROCE_VF_MB4_TAG_MASK,
|
|
HNS_ROCE_VF_MB4_TAG_SHIFT, in_modifier);
|
|
roce_set_field(val0, HNS_ROCE_VF_MB4_CMD_MASK,
|
|
HNS_ROCE_VF_MB4_CMD_SHIFT, op);
|
|
roce_set_field(val1, HNS_ROCE_VF_MB5_EVENT_MASK,
|
|
HNS_ROCE_VF_MB5_EVENT_SHIFT, event);
|
|
roce_set_field(val1, HNS_ROCE_VF_MB5_TOKEN_MASK,
|
|
HNS_ROCE_VF_MB5_TOKEN_SHIFT, token);
|
|
|
|
writeq(in_param, hcr + 0);
|
|
writeq(out_param, hcr + 2);
|
|
|
|
/* Memory barrier */
|
|
wmb();
|
|
|
|
writel(val0, hcr + 4);
|
|
writel(val1, hcr + 5);
|
|
|
|
mmiowb();
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_v2_chk_mbox(struct hns_roce_dev *hr_dev,
|
|
unsigned long timeout)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
unsigned long end = 0;
|
|
u32 status;
|
|
|
|
end = msecs_to_jiffies(timeout) + jiffies;
|
|
while (hns_roce_v2_cmd_pending(hr_dev) && time_before(jiffies, end))
|
|
cond_resched();
|
|
|
|
if (hns_roce_v2_cmd_pending(hr_dev)) {
|
|
dev_err(dev, "[cmd_poll]hw run cmd TIMEDOUT!\n");
|
|
return -ETIMEDOUT;
|
|
}
|
|
|
|
status = hns_roce_v2_cmd_complete(hr_dev);
|
|
if (status != 0x1) {
|
|
dev_err(dev, "mailbox status 0x%x!\n", status);
|
|
return -EBUSY;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_config_sgid_table(struct hns_roce_dev *hr_dev,
|
|
int gid_index, const union ib_gid *gid,
|
|
enum hns_roce_sgid_type sgid_type)
|
|
{
|
|
struct hns_roce_cmq_desc desc;
|
|
struct hns_roce_cfg_sgid_tb *sgid_tb =
|
|
(struct hns_roce_cfg_sgid_tb *)desc.data;
|
|
u32 *p;
|
|
|
|
hns_roce_cmq_setup_basic_desc(&desc, HNS_ROCE_OPC_CFG_SGID_TB, false);
|
|
|
|
roce_set_field(sgid_tb->table_idx_rsv,
|
|
CFG_SGID_TB_TABLE_IDX_M,
|
|
CFG_SGID_TB_TABLE_IDX_S, gid_index);
|
|
roce_set_field(sgid_tb->vf_sgid_type_rsv,
|
|
CFG_SGID_TB_VF_SGID_TYPE_M,
|
|
CFG_SGID_TB_VF_SGID_TYPE_S, sgid_type);
|
|
|
|
p = (u32 *)&gid->raw[0];
|
|
sgid_tb->vf_sgid_l = cpu_to_le32(*p);
|
|
|
|
p = (u32 *)&gid->raw[4];
|
|
sgid_tb->vf_sgid_ml = cpu_to_le32(*p);
|
|
|
|
p = (u32 *)&gid->raw[8];
|
|
sgid_tb->vf_sgid_mh = cpu_to_le32(*p);
|
|
|
|
p = (u32 *)&gid->raw[0xc];
|
|
sgid_tb->vf_sgid_h = cpu_to_le32(*p);
|
|
|
|
return hns_roce_cmq_send(hr_dev, &desc, 1);
|
|
}
|
|
|
|
static int hns_roce_v2_set_gid(struct hns_roce_dev *hr_dev, u8 port,
|
|
int gid_index, const union ib_gid *gid,
|
|
const struct ib_gid_attr *attr)
|
|
{
|
|
enum hns_roce_sgid_type sgid_type = GID_TYPE_FLAG_ROCE_V1;
|
|
int ret;
|
|
|
|
if (!gid || !attr)
|
|
return -EINVAL;
|
|
|
|
if (attr->gid_type == IB_GID_TYPE_ROCE)
|
|
sgid_type = GID_TYPE_FLAG_ROCE_V1;
|
|
|
|
if (attr->gid_type == IB_GID_TYPE_ROCE_UDP_ENCAP) {
|
|
if (ipv6_addr_v4mapped((void *)gid))
|
|
sgid_type = GID_TYPE_FLAG_ROCE_V2_IPV4;
|
|
else
|
|
sgid_type = GID_TYPE_FLAG_ROCE_V2_IPV6;
|
|
}
|
|
|
|
ret = hns_roce_config_sgid_table(hr_dev, gid_index, gid, sgid_type);
|
|
if (ret)
|
|
dev_err(hr_dev->dev, "Configure sgid table failed(%d)!\n", ret);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_v2_set_mac(struct hns_roce_dev *hr_dev, u8 phy_port,
|
|
u8 *addr)
|
|
{
|
|
struct hns_roce_cmq_desc desc;
|
|
struct hns_roce_cfg_smac_tb *smac_tb =
|
|
(struct hns_roce_cfg_smac_tb *)desc.data;
|
|
u16 reg_smac_h;
|
|
u32 reg_smac_l;
|
|
|
|
hns_roce_cmq_setup_basic_desc(&desc, HNS_ROCE_OPC_CFG_SMAC_TB, false);
|
|
|
|
reg_smac_l = *(u32 *)(&addr[0]);
|
|
reg_smac_h = *(u16 *)(&addr[4]);
|
|
|
|
memset(smac_tb, 0, sizeof(*smac_tb));
|
|
roce_set_field(smac_tb->tb_idx_rsv,
|
|
CFG_SMAC_TB_IDX_M,
|
|
CFG_SMAC_TB_IDX_S, phy_port);
|
|
roce_set_field(smac_tb->vf_smac_h_rsv,
|
|
CFG_SMAC_TB_VF_SMAC_H_M,
|
|
CFG_SMAC_TB_VF_SMAC_H_S, reg_smac_h);
|
|
smac_tb->vf_smac_l = reg_smac_l;
|
|
|
|
return hns_roce_cmq_send(hr_dev, &desc, 1);
|
|
}
|
|
|
|
static int hns_roce_v2_write_mtpt(void *mb_buf, struct hns_roce_mr *mr,
|
|
unsigned long mtpt_idx)
|
|
{
|
|
struct hns_roce_v2_mpt_entry *mpt_entry;
|
|
struct scatterlist *sg;
|
|
u64 page_addr;
|
|
u64 *pages;
|
|
int i, j;
|
|
int len;
|
|
int entry;
|
|
|
|
mpt_entry = mb_buf;
|
|
memset(mpt_entry, 0, sizeof(*mpt_entry));
|
|
|
|
roce_set_field(mpt_entry->byte_4_pd_hop_st, V2_MPT_BYTE_4_MPT_ST_M,
|
|
V2_MPT_BYTE_4_MPT_ST_S, V2_MPT_ST_VALID);
|
|
roce_set_field(mpt_entry->byte_4_pd_hop_st, V2_MPT_BYTE_4_PBL_HOP_NUM_M,
|
|
V2_MPT_BYTE_4_PBL_HOP_NUM_S, mr->pbl_hop_num ==
|
|
HNS_ROCE_HOP_NUM_0 ? 0 : mr->pbl_hop_num);
|
|
roce_set_field(mpt_entry->byte_4_pd_hop_st,
|
|
V2_MPT_BYTE_4_PBL_BA_PG_SZ_M,
|
|
V2_MPT_BYTE_4_PBL_BA_PG_SZ_S,
|
|
mr->pbl_ba_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(mpt_entry->byte_4_pd_hop_st, V2_MPT_BYTE_4_PD_M,
|
|
V2_MPT_BYTE_4_PD_S, mr->pd);
|
|
mpt_entry->byte_4_pd_hop_st = cpu_to_le32(mpt_entry->byte_4_pd_hop_st);
|
|
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_RA_EN_S, 0);
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_R_INV_EN_S, 1);
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_L_INV_EN_S, 0);
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_BIND_EN_S,
|
|
(mr->access & IB_ACCESS_MW_BIND ? 1 : 0));
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_ATOMIC_EN_S, 0);
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_RR_EN_S,
|
|
(mr->access & IB_ACCESS_REMOTE_READ ? 1 : 0));
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_RW_EN_S,
|
|
(mr->access & IB_ACCESS_REMOTE_WRITE ? 1 : 0));
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_LW_EN_S,
|
|
(mr->access & IB_ACCESS_LOCAL_WRITE ? 1 : 0));
|
|
mpt_entry->byte_8_mw_cnt_en = cpu_to_le32(mpt_entry->byte_8_mw_cnt_en);
|
|
|
|
roce_set_bit(mpt_entry->byte_12_mw_pa, V2_MPT_BYTE_12_PA_S,
|
|
mr->type == MR_TYPE_MR ? 0 : 1);
|
|
roce_set_bit(mpt_entry->byte_12_mw_pa, V2_MPT_BYTE_12_INNER_PA_VLD_S,
|
|
1);
|
|
mpt_entry->byte_12_mw_pa = cpu_to_le32(mpt_entry->byte_12_mw_pa);
|
|
|
|
mpt_entry->len_l = cpu_to_le32(lower_32_bits(mr->size));
|
|
mpt_entry->len_h = cpu_to_le32(upper_32_bits(mr->size));
|
|
mpt_entry->lkey = cpu_to_le32(mr->key);
|
|
mpt_entry->va_l = cpu_to_le32(lower_32_bits(mr->iova));
|
|
mpt_entry->va_h = cpu_to_le32(upper_32_bits(mr->iova));
|
|
|
|
if (mr->type == MR_TYPE_DMA)
|
|
return 0;
|
|
|
|
mpt_entry->pbl_size = cpu_to_le32(mr->pbl_size);
|
|
|
|
mpt_entry->pbl_ba_l = cpu_to_le32(lower_32_bits(mr->pbl_ba >> 3));
|
|
roce_set_field(mpt_entry->byte_48_mode_ba, V2_MPT_BYTE_48_PBL_BA_H_M,
|
|
V2_MPT_BYTE_48_PBL_BA_H_S,
|
|
upper_32_bits(mr->pbl_ba >> 3));
|
|
mpt_entry->byte_48_mode_ba = cpu_to_le32(mpt_entry->byte_48_mode_ba);
|
|
|
|
pages = (u64 *)__get_free_page(GFP_KERNEL);
|
|
if (!pages)
|
|
return -ENOMEM;
|
|
|
|
i = 0;
|
|
for_each_sg(mr->umem->sg_head.sgl, sg, mr->umem->nmap, entry) {
|
|
len = sg_dma_len(sg) >> PAGE_SHIFT;
|
|
for (j = 0; j < len; ++j) {
|
|
page_addr = sg_dma_address(sg) +
|
|
(j << mr->umem->page_shift);
|
|
pages[i] = page_addr >> 6;
|
|
|
|
/* Record the first 2 entry directly to MTPT table */
|
|
if (i >= HNS_ROCE_V2_MAX_INNER_MTPT_NUM - 1)
|
|
goto found;
|
|
i++;
|
|
}
|
|
}
|
|
|
|
found:
|
|
mpt_entry->pa0_l = cpu_to_le32(lower_32_bits(pages[0]));
|
|
roce_set_field(mpt_entry->byte_56_pa0_h, V2_MPT_BYTE_56_PA0_H_M,
|
|
V2_MPT_BYTE_56_PA0_H_S,
|
|
upper_32_bits(pages[0]));
|
|
mpt_entry->byte_56_pa0_h = cpu_to_le32(mpt_entry->byte_56_pa0_h);
|
|
|
|
mpt_entry->pa1_l = cpu_to_le32(lower_32_bits(pages[1]));
|
|
roce_set_field(mpt_entry->byte_64_buf_pa1, V2_MPT_BYTE_64_PA1_H_M,
|
|
V2_MPT_BYTE_64_PA1_H_S, upper_32_bits(pages[1]));
|
|
|
|
free_page((unsigned long)pages);
|
|
|
|
roce_set_field(mpt_entry->byte_64_buf_pa1,
|
|
V2_MPT_BYTE_64_PBL_BUF_PG_SZ_M,
|
|
V2_MPT_BYTE_64_PBL_BUF_PG_SZ_S,
|
|
mr->pbl_buf_pg_sz + PG_SHIFT_OFFSET);
|
|
mpt_entry->byte_64_buf_pa1 = cpu_to_le32(mpt_entry->byte_64_buf_pa1);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_v2_rereg_write_mtpt(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_mr *mr, int flags,
|
|
u32 pdn, int mr_access_flags, u64 iova,
|
|
u64 size, void *mb_buf)
|
|
{
|
|
struct hns_roce_v2_mpt_entry *mpt_entry = mb_buf;
|
|
|
|
if (flags & IB_MR_REREG_PD) {
|
|
roce_set_field(mpt_entry->byte_4_pd_hop_st, V2_MPT_BYTE_4_PD_M,
|
|
V2_MPT_BYTE_4_PD_S, pdn);
|
|
mr->pd = pdn;
|
|
}
|
|
|
|
if (flags & IB_MR_REREG_ACCESS) {
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en,
|
|
V2_MPT_BYTE_8_BIND_EN_S,
|
|
(mr_access_flags & IB_ACCESS_MW_BIND ? 1 : 0));
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en,
|
|
V2_MPT_BYTE_8_ATOMIC_EN_S,
|
|
(mr_access_flags & IB_ACCESS_REMOTE_ATOMIC ? 1 : 0));
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_RR_EN_S,
|
|
(mr_access_flags & IB_ACCESS_REMOTE_READ ? 1 : 0));
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_RW_EN_S,
|
|
(mr_access_flags & IB_ACCESS_REMOTE_WRITE ? 1 : 0));
|
|
roce_set_bit(mpt_entry->byte_8_mw_cnt_en, V2_MPT_BYTE_8_LW_EN_S,
|
|
(mr_access_flags & IB_ACCESS_LOCAL_WRITE ? 1 : 0));
|
|
}
|
|
|
|
if (flags & IB_MR_REREG_TRANS) {
|
|
mpt_entry->va_l = cpu_to_le32(lower_32_bits(iova));
|
|
mpt_entry->va_h = cpu_to_le32(upper_32_bits(iova));
|
|
mpt_entry->len_l = cpu_to_le32(lower_32_bits(size));
|
|
mpt_entry->len_h = cpu_to_le32(upper_32_bits(size));
|
|
|
|
mpt_entry->pbl_size = cpu_to_le32(mr->pbl_size);
|
|
mpt_entry->pbl_ba_l =
|
|
cpu_to_le32(lower_32_bits(mr->pbl_ba >> 3));
|
|
roce_set_field(mpt_entry->byte_48_mode_ba,
|
|
V2_MPT_BYTE_48_PBL_BA_H_M,
|
|
V2_MPT_BYTE_48_PBL_BA_H_S,
|
|
upper_32_bits(mr->pbl_ba >> 3));
|
|
mpt_entry->byte_48_mode_ba =
|
|
cpu_to_le32(mpt_entry->byte_48_mode_ba);
|
|
|
|
mr->iova = iova;
|
|
mr->size = size;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void *get_cqe_v2(struct hns_roce_cq *hr_cq, int n)
|
|
{
|
|
return hns_roce_buf_offset(&hr_cq->hr_buf.hr_buf,
|
|
n * HNS_ROCE_V2_CQE_ENTRY_SIZE);
|
|
}
|
|
|
|
static void *get_sw_cqe_v2(struct hns_roce_cq *hr_cq, int n)
|
|
{
|
|
struct hns_roce_v2_cqe *cqe = get_cqe_v2(hr_cq, n & hr_cq->ib_cq.cqe);
|
|
|
|
/* Get cqe when Owner bit is Conversely with the MSB of cons_idx */
|
|
return (roce_get_bit(cqe->byte_4, V2_CQE_BYTE_4_OWNER_S) ^
|
|
!!(n & (hr_cq->ib_cq.cqe + 1))) ? cqe : NULL;
|
|
}
|
|
|
|
static struct hns_roce_v2_cqe *next_cqe_sw_v2(struct hns_roce_cq *hr_cq)
|
|
{
|
|
return get_sw_cqe_v2(hr_cq, hr_cq->cons_index);
|
|
}
|
|
|
|
static void hns_roce_v2_cq_set_ci(struct hns_roce_cq *hr_cq, u32 cons_index)
|
|
{
|
|
*hr_cq->set_ci_db = cons_index & 0xffffff;
|
|
}
|
|
|
|
static void __hns_roce_v2_cq_clean(struct hns_roce_cq *hr_cq, u32 qpn,
|
|
struct hns_roce_srq *srq)
|
|
{
|
|
struct hns_roce_v2_cqe *cqe, *dest;
|
|
u32 prod_index;
|
|
int nfreed = 0;
|
|
u8 owner_bit;
|
|
|
|
for (prod_index = hr_cq->cons_index; get_sw_cqe_v2(hr_cq, prod_index);
|
|
++prod_index) {
|
|
if (prod_index == hr_cq->cons_index + hr_cq->ib_cq.cqe)
|
|
break;
|
|
}
|
|
|
|
/*
|
|
* Now backwards through the CQ, removing CQ entries
|
|
* that match our QP by overwriting them with next entries.
|
|
*/
|
|
while ((int) --prod_index - (int) hr_cq->cons_index >= 0) {
|
|
cqe = get_cqe_v2(hr_cq, prod_index & hr_cq->ib_cq.cqe);
|
|
if ((roce_get_field(cqe->byte_16, V2_CQE_BYTE_16_LCL_QPN_M,
|
|
V2_CQE_BYTE_16_LCL_QPN_S) &
|
|
HNS_ROCE_V2_CQE_QPN_MASK) == qpn) {
|
|
/* In v1 engine, not support SRQ */
|
|
++nfreed;
|
|
} else if (nfreed) {
|
|
dest = get_cqe_v2(hr_cq, (prod_index + nfreed) &
|
|
hr_cq->ib_cq.cqe);
|
|
owner_bit = roce_get_bit(dest->byte_4,
|
|
V2_CQE_BYTE_4_OWNER_S);
|
|
memcpy(dest, cqe, sizeof(*cqe));
|
|
roce_set_bit(dest->byte_4, V2_CQE_BYTE_4_OWNER_S,
|
|
owner_bit);
|
|
}
|
|
}
|
|
|
|
if (nfreed) {
|
|
hr_cq->cons_index += nfreed;
|
|
/*
|
|
* Make sure update of buffer contents is done before
|
|
* updating consumer index.
|
|
*/
|
|
wmb();
|
|
hns_roce_v2_cq_set_ci(hr_cq, hr_cq->cons_index);
|
|
}
|
|
}
|
|
|
|
static void hns_roce_v2_cq_clean(struct hns_roce_cq *hr_cq, u32 qpn,
|
|
struct hns_roce_srq *srq)
|
|
{
|
|
spin_lock_irq(&hr_cq->lock);
|
|
__hns_roce_v2_cq_clean(hr_cq, qpn, srq);
|
|
spin_unlock_irq(&hr_cq->lock);
|
|
}
|
|
|
|
static void hns_roce_v2_write_cqc(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_cq *hr_cq, void *mb_buf,
|
|
u64 *mtts, dma_addr_t dma_handle, int nent,
|
|
u32 vector)
|
|
{
|
|
struct hns_roce_v2_cq_context *cq_context;
|
|
|
|
cq_context = mb_buf;
|
|
memset(cq_context, 0, sizeof(*cq_context));
|
|
|
|
roce_set_field(cq_context->byte_4_pg_ceqn, V2_CQC_BYTE_4_CQ_ST_M,
|
|
V2_CQC_BYTE_4_CQ_ST_S, V2_CQ_STATE_VALID);
|
|
roce_set_field(cq_context->byte_4_pg_ceqn, V2_CQC_BYTE_4_ARM_ST_M,
|
|
V2_CQC_BYTE_4_ARM_ST_S, REG_NXT_CEQE);
|
|
roce_set_field(cq_context->byte_4_pg_ceqn, V2_CQC_BYTE_4_SHIFT_M,
|
|
V2_CQC_BYTE_4_SHIFT_S, ilog2((unsigned int)nent));
|
|
roce_set_field(cq_context->byte_4_pg_ceqn, V2_CQC_BYTE_4_CEQN_M,
|
|
V2_CQC_BYTE_4_CEQN_S, vector);
|
|
cq_context->byte_4_pg_ceqn = cpu_to_le32(cq_context->byte_4_pg_ceqn);
|
|
|
|
roce_set_field(cq_context->byte_8_cqn, V2_CQC_BYTE_8_CQN_M,
|
|
V2_CQC_BYTE_8_CQN_S, hr_cq->cqn);
|
|
|
|
cq_context->cqe_cur_blk_addr = (u32)(mtts[0] >> PAGE_ADDR_SHIFT);
|
|
cq_context->cqe_cur_blk_addr =
|
|
cpu_to_le32(cq_context->cqe_cur_blk_addr);
|
|
|
|
roce_set_field(cq_context->byte_16_hop_addr,
|
|
V2_CQC_BYTE_16_CQE_CUR_BLK_ADDR_M,
|
|
V2_CQC_BYTE_16_CQE_CUR_BLK_ADDR_S,
|
|
cpu_to_le32((mtts[0]) >> (32 + PAGE_ADDR_SHIFT)));
|
|
roce_set_field(cq_context->byte_16_hop_addr,
|
|
V2_CQC_BYTE_16_CQE_HOP_NUM_M,
|
|
V2_CQC_BYTE_16_CQE_HOP_NUM_S, hr_dev->caps.cqe_hop_num ==
|
|
HNS_ROCE_HOP_NUM_0 ? 0 : hr_dev->caps.cqe_hop_num);
|
|
|
|
cq_context->cqe_nxt_blk_addr = (u32)(mtts[1] >> PAGE_ADDR_SHIFT);
|
|
roce_set_field(cq_context->byte_24_pgsz_addr,
|
|
V2_CQC_BYTE_24_CQE_NXT_BLK_ADDR_M,
|
|
V2_CQC_BYTE_24_CQE_NXT_BLK_ADDR_S,
|
|
cpu_to_le32((mtts[1]) >> (32 + PAGE_ADDR_SHIFT)));
|
|
roce_set_field(cq_context->byte_24_pgsz_addr,
|
|
V2_CQC_BYTE_24_CQE_BA_PG_SZ_M,
|
|
V2_CQC_BYTE_24_CQE_BA_PG_SZ_S,
|
|
hr_dev->caps.cqe_ba_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(cq_context->byte_24_pgsz_addr,
|
|
V2_CQC_BYTE_24_CQE_BUF_PG_SZ_M,
|
|
V2_CQC_BYTE_24_CQE_BUF_PG_SZ_S,
|
|
hr_dev->caps.cqe_buf_pg_sz + PG_SHIFT_OFFSET);
|
|
|
|
cq_context->cqe_ba = (u32)(dma_handle >> 3);
|
|
|
|
roce_set_field(cq_context->byte_40_cqe_ba, V2_CQC_BYTE_40_CQE_BA_M,
|
|
V2_CQC_BYTE_40_CQE_BA_S, (dma_handle >> (32 + 3)));
|
|
|
|
if (hr_cq->db_en)
|
|
roce_set_bit(cq_context->byte_44_db_record,
|
|
V2_CQC_BYTE_44_DB_RECORD_EN_S, 1);
|
|
|
|
roce_set_field(cq_context->byte_44_db_record,
|
|
V2_CQC_BYTE_44_DB_RECORD_ADDR_M,
|
|
V2_CQC_BYTE_44_DB_RECORD_ADDR_S,
|
|
((u32)hr_cq->db.dma) >> 1);
|
|
cq_context->db_record_addr = hr_cq->db.dma >> 32;
|
|
|
|
roce_set_field(cq_context->byte_56_cqe_period_maxcnt,
|
|
V2_CQC_BYTE_56_CQ_MAX_CNT_M,
|
|
V2_CQC_BYTE_56_CQ_MAX_CNT_S,
|
|
HNS_ROCE_V2_CQ_DEFAULT_BURST_NUM);
|
|
roce_set_field(cq_context->byte_56_cqe_period_maxcnt,
|
|
V2_CQC_BYTE_56_CQ_PERIOD_M,
|
|
V2_CQC_BYTE_56_CQ_PERIOD_S,
|
|
HNS_ROCE_V2_CQ_DEFAULT_INTERVAL);
|
|
}
|
|
|
|
static int hns_roce_v2_req_notify_cq(struct ib_cq *ibcq,
|
|
enum ib_cq_notify_flags flags)
|
|
{
|
|
struct hns_roce_cq *hr_cq = to_hr_cq(ibcq);
|
|
u32 notification_flag;
|
|
u32 doorbell[2];
|
|
|
|
doorbell[0] = 0;
|
|
doorbell[1] = 0;
|
|
|
|
notification_flag = (flags & IB_CQ_SOLICITED_MASK) == IB_CQ_SOLICITED ?
|
|
V2_CQ_DB_REQ_NOT : V2_CQ_DB_REQ_NOT_SOL;
|
|
/*
|
|
* flags = 0; Notification Flag = 1, next
|
|
* flags = 1; Notification Flag = 0, solocited
|
|
*/
|
|
roce_set_field(doorbell[0], V2_CQ_DB_BYTE_4_TAG_M, V2_DB_BYTE_4_TAG_S,
|
|
hr_cq->cqn);
|
|
roce_set_field(doorbell[0], V2_CQ_DB_BYTE_4_CMD_M, V2_DB_BYTE_4_CMD_S,
|
|
HNS_ROCE_V2_CQ_DB_NTR);
|
|
roce_set_field(doorbell[1], V2_CQ_DB_PARAMETER_CONS_IDX_M,
|
|
V2_CQ_DB_PARAMETER_CONS_IDX_S,
|
|
hr_cq->cons_index & ((hr_cq->cq_depth << 1) - 1));
|
|
roce_set_field(doorbell[1], V2_CQ_DB_PARAMETER_CMD_SN_M,
|
|
V2_CQ_DB_PARAMETER_CMD_SN_S, hr_cq->arm_sn & 0x3);
|
|
roce_set_bit(doorbell[1], V2_CQ_DB_PARAMETER_NOTIFY_S,
|
|
notification_flag);
|
|
|
|
hns_roce_write64_k(doorbell, hr_cq->cq_db_l);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_handle_recv_inl_wqe(struct hns_roce_v2_cqe *cqe,
|
|
struct hns_roce_qp **cur_qp,
|
|
struct ib_wc *wc)
|
|
{
|
|
struct hns_roce_rinl_sge *sge_list;
|
|
u32 wr_num, wr_cnt, sge_num;
|
|
u32 sge_cnt, data_len, size;
|
|
void *wqe_buf;
|
|
|
|
wr_num = roce_get_field(cqe->byte_4, V2_CQE_BYTE_4_WQE_INDX_M,
|
|
V2_CQE_BYTE_4_WQE_INDX_S) & 0xffff;
|
|
wr_cnt = wr_num & ((*cur_qp)->rq.wqe_cnt - 1);
|
|
|
|
sge_list = (*cur_qp)->rq_inl_buf.wqe_list[wr_cnt].sg_list;
|
|
sge_num = (*cur_qp)->rq_inl_buf.wqe_list[wr_cnt].sge_cnt;
|
|
wqe_buf = get_recv_wqe(*cur_qp, wr_cnt);
|
|
data_len = wc->byte_len;
|
|
|
|
for (sge_cnt = 0; (sge_cnt < sge_num) && (data_len); sge_cnt++) {
|
|
size = min(sge_list[sge_cnt].len, data_len);
|
|
memcpy((void *)sge_list[sge_cnt].addr, wqe_buf, size);
|
|
|
|
data_len -= size;
|
|
wqe_buf += size;
|
|
}
|
|
|
|
if (data_len) {
|
|
wc->status = IB_WC_LOC_LEN_ERR;
|
|
return -EAGAIN;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_v2_poll_one(struct hns_roce_cq *hr_cq,
|
|
struct hns_roce_qp **cur_qp, struct ib_wc *wc)
|
|
{
|
|
struct hns_roce_dev *hr_dev;
|
|
struct hns_roce_v2_cqe *cqe;
|
|
struct hns_roce_qp *hr_qp;
|
|
struct hns_roce_wq *wq;
|
|
int is_send;
|
|
u16 wqe_ctr;
|
|
u32 opcode;
|
|
u32 status;
|
|
int qpn;
|
|
int ret;
|
|
|
|
/* Find cqe according to consumer index */
|
|
cqe = next_cqe_sw_v2(hr_cq);
|
|
if (!cqe)
|
|
return -EAGAIN;
|
|
|
|
++hr_cq->cons_index;
|
|
/* Memory barrier */
|
|
rmb();
|
|
|
|
/* 0->SQ, 1->RQ */
|
|
is_send = !roce_get_bit(cqe->byte_4, V2_CQE_BYTE_4_S_R_S);
|
|
|
|
qpn = roce_get_field(cqe->byte_16, V2_CQE_BYTE_16_LCL_QPN_M,
|
|
V2_CQE_BYTE_16_LCL_QPN_S);
|
|
|
|
if (!*cur_qp || (qpn & HNS_ROCE_V2_CQE_QPN_MASK) != (*cur_qp)->qpn) {
|
|
hr_dev = to_hr_dev(hr_cq->ib_cq.device);
|
|
hr_qp = __hns_roce_qp_lookup(hr_dev, qpn);
|
|
if (unlikely(!hr_qp)) {
|
|
dev_err(hr_dev->dev, "CQ %06lx with entry for unknown QPN %06x\n",
|
|
hr_cq->cqn, (qpn & HNS_ROCE_V2_CQE_QPN_MASK));
|
|
return -EINVAL;
|
|
}
|
|
*cur_qp = hr_qp;
|
|
}
|
|
|
|
wc->qp = &(*cur_qp)->ibqp;
|
|
wc->vendor_err = 0;
|
|
|
|
status = roce_get_field(cqe->byte_4, V2_CQE_BYTE_4_STATUS_M,
|
|
V2_CQE_BYTE_4_STATUS_S);
|
|
switch (status & HNS_ROCE_V2_CQE_STATUS_MASK) {
|
|
case HNS_ROCE_CQE_V2_SUCCESS:
|
|
wc->status = IB_WC_SUCCESS;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_LOCAL_LENGTH_ERR:
|
|
wc->status = IB_WC_LOC_LEN_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_LOCAL_QP_OP_ERR:
|
|
wc->status = IB_WC_LOC_QP_OP_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_LOCAL_PROT_ERR:
|
|
wc->status = IB_WC_LOC_PROT_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_WR_FLUSH_ERR:
|
|
wc->status = IB_WC_WR_FLUSH_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_MW_BIND_ERR:
|
|
wc->status = IB_WC_MW_BIND_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_BAD_RESP_ERR:
|
|
wc->status = IB_WC_BAD_RESP_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_LOCAL_ACCESS_ERR:
|
|
wc->status = IB_WC_LOC_ACCESS_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_REMOTE_INVAL_REQ_ERR:
|
|
wc->status = IB_WC_REM_INV_REQ_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_REMOTE_ACCESS_ERR:
|
|
wc->status = IB_WC_REM_ACCESS_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_REMOTE_OP_ERR:
|
|
wc->status = IB_WC_REM_OP_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_TRANSPORT_RETRY_EXC_ERR:
|
|
wc->status = IB_WC_RETRY_EXC_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_RNR_RETRY_EXC_ERR:
|
|
wc->status = IB_WC_RNR_RETRY_EXC_ERR;
|
|
break;
|
|
case HNS_ROCE_CQE_V2_REMOTE_ABORT_ERR:
|
|
wc->status = IB_WC_REM_ABORT_ERR;
|
|
break;
|
|
default:
|
|
wc->status = IB_WC_GENERAL_ERR;
|
|
break;
|
|
}
|
|
|
|
/* CQE status error, directly return */
|
|
if (wc->status != IB_WC_SUCCESS)
|
|
return 0;
|
|
|
|
if (is_send) {
|
|
wc->wc_flags = 0;
|
|
/* SQ corresponding to CQE */
|
|
switch (roce_get_field(cqe->byte_4, V2_CQE_BYTE_4_OPCODE_M,
|
|
V2_CQE_BYTE_4_OPCODE_S) & 0x1f) {
|
|
case HNS_ROCE_SQ_OPCODE_SEND:
|
|
wc->opcode = IB_WC_SEND;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_SEND_WITH_INV:
|
|
wc->opcode = IB_WC_SEND;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_SEND_WITH_IMM:
|
|
wc->opcode = IB_WC_SEND;
|
|
wc->wc_flags |= IB_WC_WITH_IMM;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_RDMA_READ:
|
|
wc->opcode = IB_WC_RDMA_READ;
|
|
wc->byte_len = le32_to_cpu(cqe->byte_cnt);
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_RDMA_WRITE:
|
|
wc->opcode = IB_WC_RDMA_WRITE;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_RDMA_WRITE_WITH_IMM:
|
|
wc->opcode = IB_WC_RDMA_WRITE;
|
|
wc->wc_flags |= IB_WC_WITH_IMM;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_LOCAL_INV:
|
|
wc->opcode = IB_WC_LOCAL_INV;
|
|
wc->wc_flags |= IB_WC_WITH_INVALIDATE;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_ATOMIC_COMP_AND_SWAP:
|
|
wc->opcode = IB_WC_COMP_SWAP;
|
|
wc->byte_len = 8;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_ATOMIC_FETCH_AND_ADD:
|
|
wc->opcode = IB_WC_FETCH_ADD;
|
|
wc->byte_len = 8;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_ATOMIC_MASK_COMP_AND_SWAP:
|
|
wc->opcode = IB_WC_MASKED_COMP_SWAP;
|
|
wc->byte_len = 8;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_ATOMIC_MASK_FETCH_AND_ADD:
|
|
wc->opcode = IB_WC_MASKED_FETCH_ADD;
|
|
wc->byte_len = 8;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_FAST_REG_WR:
|
|
wc->opcode = IB_WC_REG_MR;
|
|
break;
|
|
case HNS_ROCE_SQ_OPCODE_BIND_MW:
|
|
wc->opcode = IB_WC_REG_MR;
|
|
break;
|
|
default:
|
|
wc->status = IB_WC_GENERAL_ERR;
|
|
break;
|
|
}
|
|
|
|
wq = &(*cur_qp)->sq;
|
|
if ((*cur_qp)->sq_signal_bits) {
|
|
/*
|
|
* If sg_signal_bit is 1,
|
|
* firstly tail pointer updated to wqe
|
|
* which current cqe correspond to
|
|
*/
|
|
wqe_ctr = (u16)roce_get_field(cqe->byte_4,
|
|
V2_CQE_BYTE_4_WQE_INDX_M,
|
|
V2_CQE_BYTE_4_WQE_INDX_S);
|
|
wq->tail += (wqe_ctr - (u16)wq->tail) &
|
|
(wq->wqe_cnt - 1);
|
|
}
|
|
|
|
wc->wr_id = wq->wrid[wq->tail & (wq->wqe_cnt - 1)];
|
|
++wq->tail;
|
|
} else {
|
|
/* RQ correspond to CQE */
|
|
wc->byte_len = le32_to_cpu(cqe->byte_cnt);
|
|
|
|
opcode = roce_get_field(cqe->byte_4, V2_CQE_BYTE_4_OPCODE_M,
|
|
V2_CQE_BYTE_4_OPCODE_S);
|
|
switch (opcode & 0x1f) {
|
|
case HNS_ROCE_V2_OPCODE_RDMA_WRITE_IMM:
|
|
wc->opcode = IB_WC_RECV_RDMA_WITH_IMM;
|
|
wc->wc_flags = IB_WC_WITH_IMM;
|
|
wc->ex.imm_data =
|
|
cpu_to_be32(le32_to_cpu(cqe->immtdata));
|
|
break;
|
|
case HNS_ROCE_V2_OPCODE_SEND:
|
|
wc->opcode = IB_WC_RECV;
|
|
wc->wc_flags = 0;
|
|
break;
|
|
case HNS_ROCE_V2_OPCODE_SEND_WITH_IMM:
|
|
wc->opcode = IB_WC_RECV;
|
|
wc->wc_flags = IB_WC_WITH_IMM;
|
|
wc->ex.imm_data =
|
|
cpu_to_be32(le32_to_cpu(cqe->immtdata));
|
|
break;
|
|
case HNS_ROCE_V2_OPCODE_SEND_WITH_INV:
|
|
wc->opcode = IB_WC_RECV;
|
|
wc->wc_flags = IB_WC_WITH_INVALIDATE;
|
|
wc->ex.invalidate_rkey = le32_to_cpu(cqe->rkey);
|
|
break;
|
|
default:
|
|
wc->status = IB_WC_GENERAL_ERR;
|
|
break;
|
|
}
|
|
|
|
if ((wc->qp->qp_type == IB_QPT_RC ||
|
|
wc->qp->qp_type == IB_QPT_UC) &&
|
|
(opcode == HNS_ROCE_V2_OPCODE_SEND ||
|
|
opcode == HNS_ROCE_V2_OPCODE_SEND_WITH_IMM ||
|
|
opcode == HNS_ROCE_V2_OPCODE_SEND_WITH_INV) &&
|
|
(roce_get_bit(cqe->byte_4, V2_CQE_BYTE_4_RQ_INLINE_S))) {
|
|
ret = hns_roce_handle_recv_inl_wqe(cqe, cur_qp, wc);
|
|
if (ret)
|
|
return -EAGAIN;
|
|
}
|
|
|
|
/* Update tail pointer, record wr_id */
|
|
wq = &(*cur_qp)->rq;
|
|
wc->wr_id = wq->wrid[wq->tail & (wq->wqe_cnt - 1)];
|
|
++wq->tail;
|
|
|
|
wc->sl = (u8)roce_get_field(cqe->byte_32, V2_CQE_BYTE_32_SL_M,
|
|
V2_CQE_BYTE_32_SL_S);
|
|
wc->src_qp = (u8)roce_get_field(cqe->byte_32,
|
|
V2_CQE_BYTE_32_RMT_QPN_M,
|
|
V2_CQE_BYTE_32_RMT_QPN_S);
|
|
wc->wc_flags |= (roce_get_bit(cqe->byte_32,
|
|
V2_CQE_BYTE_32_GRH_S) ?
|
|
IB_WC_GRH : 0);
|
|
wc->port_num = roce_get_field(cqe->byte_32,
|
|
V2_CQE_BYTE_32_PORTN_M, V2_CQE_BYTE_32_PORTN_S);
|
|
wc->pkey_index = 0;
|
|
memcpy(wc->smac, cqe->smac, 4);
|
|
wc->smac[4] = roce_get_field(cqe->byte_28,
|
|
V2_CQE_BYTE_28_SMAC_4_M,
|
|
V2_CQE_BYTE_28_SMAC_4_S);
|
|
wc->smac[5] = roce_get_field(cqe->byte_28,
|
|
V2_CQE_BYTE_28_SMAC_5_M,
|
|
V2_CQE_BYTE_28_SMAC_5_S);
|
|
wc->vlan_id = 0xffff;
|
|
wc->wc_flags |= (IB_WC_WITH_VLAN | IB_WC_WITH_SMAC);
|
|
wc->network_hdr_type = roce_get_field(cqe->byte_28,
|
|
V2_CQE_BYTE_28_PORT_TYPE_M,
|
|
V2_CQE_BYTE_28_PORT_TYPE_S);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_v2_poll_cq(struct ib_cq *ibcq, int num_entries,
|
|
struct ib_wc *wc)
|
|
{
|
|
struct hns_roce_cq *hr_cq = to_hr_cq(ibcq);
|
|
struct hns_roce_qp *cur_qp = NULL;
|
|
unsigned long flags;
|
|
int npolled;
|
|
|
|
spin_lock_irqsave(&hr_cq->lock, flags);
|
|
|
|
for (npolled = 0; npolled < num_entries; ++npolled) {
|
|
if (hns_roce_v2_poll_one(hr_cq, &cur_qp, wc + npolled))
|
|
break;
|
|
}
|
|
|
|
if (npolled) {
|
|
/* Memory barrier */
|
|
wmb();
|
|
hns_roce_v2_cq_set_ci(hr_cq, hr_cq->cons_index);
|
|
}
|
|
|
|
spin_unlock_irqrestore(&hr_cq->lock, flags);
|
|
|
|
return npolled;
|
|
}
|
|
|
|
static int hns_roce_v2_set_hem(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_hem_table *table, int obj,
|
|
int step_idx)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
struct hns_roce_cmd_mailbox *mailbox;
|
|
struct hns_roce_hem_iter iter;
|
|
struct hns_roce_hem_mhop mhop;
|
|
struct hns_roce_hem *hem;
|
|
unsigned long mhop_obj = obj;
|
|
int i, j, k;
|
|
int ret = 0;
|
|
u64 hem_idx = 0;
|
|
u64 l1_idx = 0;
|
|
u64 bt_ba = 0;
|
|
u32 chunk_ba_num;
|
|
u32 hop_num;
|
|
u16 op = 0xff;
|
|
|
|
if (!hns_roce_check_whether_mhop(hr_dev, table->type))
|
|
return 0;
|
|
|
|
hns_roce_calc_hem_mhop(hr_dev, table, &mhop_obj, &mhop);
|
|
i = mhop.l0_idx;
|
|
j = mhop.l1_idx;
|
|
k = mhop.l2_idx;
|
|
hop_num = mhop.hop_num;
|
|
chunk_ba_num = mhop.bt_chunk_size / 8;
|
|
|
|
if (hop_num == 2) {
|
|
hem_idx = i * chunk_ba_num * chunk_ba_num + j * chunk_ba_num +
|
|
k;
|
|
l1_idx = i * chunk_ba_num + j;
|
|
} else if (hop_num == 1) {
|
|
hem_idx = i * chunk_ba_num + j;
|
|
} else if (hop_num == HNS_ROCE_HOP_NUM_0) {
|
|
hem_idx = i;
|
|
}
|
|
|
|
switch (table->type) {
|
|
case HEM_TYPE_QPC:
|
|
op = HNS_ROCE_CMD_WRITE_QPC_BT0;
|
|
break;
|
|
case HEM_TYPE_MTPT:
|
|
op = HNS_ROCE_CMD_WRITE_MPT_BT0;
|
|
break;
|
|
case HEM_TYPE_CQC:
|
|
op = HNS_ROCE_CMD_WRITE_CQC_BT0;
|
|
break;
|
|
case HEM_TYPE_SRQC:
|
|
op = HNS_ROCE_CMD_WRITE_SRQC_BT0;
|
|
break;
|
|
default:
|
|
dev_warn(dev, "Table %d not to be written by mailbox!\n",
|
|
table->type);
|
|
return 0;
|
|
}
|
|
op += step_idx;
|
|
|
|
mailbox = hns_roce_alloc_cmd_mailbox(hr_dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
|
|
if (check_whether_last_step(hop_num, step_idx)) {
|
|
hem = table->hem[hem_idx];
|
|
for (hns_roce_hem_first(hem, &iter);
|
|
!hns_roce_hem_last(&iter); hns_roce_hem_next(&iter)) {
|
|
bt_ba = hns_roce_hem_addr(&iter);
|
|
|
|
/* configure the ba, tag, and op */
|
|
ret = hns_roce_cmd_mbox(hr_dev, bt_ba, mailbox->dma,
|
|
obj, 0, op,
|
|
HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
}
|
|
} else {
|
|
if (step_idx == 0)
|
|
bt_ba = table->bt_l0_dma_addr[i];
|
|
else if (step_idx == 1 && hop_num == 2)
|
|
bt_ba = table->bt_l1_dma_addr[l1_idx];
|
|
|
|
/* configure the ba, tag, and op */
|
|
ret = hns_roce_cmd_mbox(hr_dev, bt_ba, mailbox->dma, obj,
|
|
0, op, HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
}
|
|
|
|
hns_roce_free_cmd_mailbox(hr_dev, mailbox);
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_v2_clear_hem(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_hem_table *table, int obj,
|
|
int step_idx)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
struct hns_roce_cmd_mailbox *mailbox;
|
|
int ret = 0;
|
|
u16 op = 0xff;
|
|
|
|
if (!hns_roce_check_whether_mhop(hr_dev, table->type))
|
|
return 0;
|
|
|
|
switch (table->type) {
|
|
case HEM_TYPE_QPC:
|
|
op = HNS_ROCE_CMD_DESTROY_QPC_BT0;
|
|
break;
|
|
case HEM_TYPE_MTPT:
|
|
op = HNS_ROCE_CMD_DESTROY_MPT_BT0;
|
|
break;
|
|
case HEM_TYPE_CQC:
|
|
op = HNS_ROCE_CMD_DESTROY_CQC_BT0;
|
|
break;
|
|
case HEM_TYPE_SRQC:
|
|
op = HNS_ROCE_CMD_DESTROY_SRQC_BT0;
|
|
break;
|
|
default:
|
|
dev_warn(dev, "Table %d not to be destroyed by mailbox!\n",
|
|
table->type);
|
|
return 0;
|
|
}
|
|
op += step_idx;
|
|
|
|
mailbox = hns_roce_alloc_cmd_mailbox(hr_dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
|
|
/* configure the tag and op */
|
|
ret = hns_roce_cmd_mbox(hr_dev, 0, mailbox->dma, obj, 0, op,
|
|
HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
|
|
hns_roce_free_cmd_mailbox(hr_dev, mailbox);
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_v2_qp_modify(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_mtt *mtt,
|
|
enum ib_qp_state cur_state,
|
|
enum ib_qp_state new_state,
|
|
struct hns_roce_v2_qp_context *context,
|
|
struct hns_roce_qp *hr_qp)
|
|
{
|
|
struct hns_roce_cmd_mailbox *mailbox;
|
|
int ret;
|
|
|
|
mailbox = hns_roce_alloc_cmd_mailbox(hr_dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
|
|
memcpy(mailbox->buf, context, sizeof(*context) * 2);
|
|
|
|
ret = hns_roce_cmd_mbox(hr_dev, mailbox->dma, 0, hr_qp->qpn, 0,
|
|
HNS_ROCE_CMD_MODIFY_QPC,
|
|
HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
|
|
hns_roce_free_cmd_mailbox(hr_dev, mailbox);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void set_access_flags(struct hns_roce_qp *hr_qp,
|
|
struct hns_roce_v2_qp_context *context,
|
|
struct hns_roce_v2_qp_context *qpc_mask,
|
|
const struct ib_qp_attr *attr, int attr_mask)
|
|
{
|
|
u8 dest_rd_atomic;
|
|
u32 access_flags;
|
|
|
|
dest_rd_atomic = (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) ?
|
|
attr->max_dest_rd_atomic : hr_qp->resp_depth;
|
|
|
|
access_flags = (attr_mask & IB_QP_ACCESS_FLAGS) ?
|
|
attr->qp_access_flags : hr_qp->atomic_rd_en;
|
|
|
|
if (!dest_rd_atomic)
|
|
access_flags &= IB_ACCESS_REMOTE_WRITE;
|
|
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_RRE_S,
|
|
!!(access_flags & IB_ACCESS_REMOTE_READ));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_RRE_S, 0);
|
|
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_RWE_S,
|
|
!!(access_flags & IB_ACCESS_REMOTE_WRITE));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_RWE_S, 0);
|
|
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_ATE_S,
|
|
!!(access_flags & IB_ACCESS_REMOTE_ATOMIC));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_ATE_S, 0);
|
|
}
|
|
|
|
static void modify_qp_reset_to_init(struct ib_qp *ibqp,
|
|
const struct ib_qp_attr *attr,
|
|
int attr_mask,
|
|
struct hns_roce_v2_qp_context *context,
|
|
struct hns_roce_v2_qp_context *qpc_mask)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_qp *hr_qp = to_hr_qp(ibqp);
|
|
|
|
/*
|
|
* In v2 engine, software pass context and context mask to hardware
|
|
* when modifying qp. If software need modify some fields in context,
|
|
* we should set all bits of the relevant fields in context mask to
|
|
* 0 at the same time, else set them to 0x1.
|
|
*/
|
|
roce_set_field(context->byte_4_sqpn_tst, V2_QPC_BYTE_4_TST_M,
|
|
V2_QPC_BYTE_4_TST_S, to_hr_qp_type(hr_qp->ibqp.qp_type));
|
|
roce_set_field(qpc_mask->byte_4_sqpn_tst, V2_QPC_BYTE_4_TST_M,
|
|
V2_QPC_BYTE_4_TST_S, 0);
|
|
|
|
if (ibqp->qp_type == IB_QPT_GSI)
|
|
roce_set_field(context->byte_4_sqpn_tst,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_M,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_S,
|
|
ilog2((unsigned int)hr_qp->sge.sge_cnt));
|
|
else
|
|
roce_set_field(context->byte_4_sqpn_tst,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_M,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_S,
|
|
hr_qp->sq.max_gs > 2 ?
|
|
ilog2((unsigned int)hr_qp->sge.sge_cnt) : 0);
|
|
|
|
roce_set_field(qpc_mask->byte_4_sqpn_tst, V2_QPC_BYTE_4_SGE_SHIFT_M,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_S, 0);
|
|
|
|
roce_set_field(context->byte_4_sqpn_tst, V2_QPC_BYTE_4_SQPN_M,
|
|
V2_QPC_BYTE_4_SQPN_S, hr_qp->qpn);
|
|
roce_set_field(qpc_mask->byte_4_sqpn_tst, V2_QPC_BYTE_4_SQPN_M,
|
|
V2_QPC_BYTE_4_SQPN_S, 0);
|
|
|
|
roce_set_field(context->byte_16_buf_ba_pg_sz, V2_QPC_BYTE_16_PD_M,
|
|
V2_QPC_BYTE_16_PD_S, to_hr_pd(ibqp->pd)->pdn);
|
|
roce_set_field(qpc_mask->byte_16_buf_ba_pg_sz, V2_QPC_BYTE_16_PD_M,
|
|
V2_QPC_BYTE_16_PD_S, 0);
|
|
|
|
roce_set_field(context->byte_20_smac_sgid_idx, V2_QPC_BYTE_20_RQWS_M,
|
|
V2_QPC_BYTE_20_RQWS_S, ilog2(hr_qp->rq.max_gs));
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx, V2_QPC_BYTE_20_RQWS_M,
|
|
V2_QPC_BYTE_20_RQWS_S, 0);
|
|
|
|
roce_set_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SQ_SHIFT_M, V2_QPC_BYTE_20_SQ_SHIFT_S,
|
|
ilog2((unsigned int)hr_qp->sq.wqe_cnt));
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SQ_SHIFT_M, V2_QPC_BYTE_20_SQ_SHIFT_S, 0);
|
|
|
|
roce_set_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_RQ_SHIFT_M, V2_QPC_BYTE_20_RQ_SHIFT_S,
|
|
ilog2((unsigned int)hr_qp->rq.wqe_cnt));
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_RQ_SHIFT_M, V2_QPC_BYTE_20_RQ_SHIFT_S, 0);
|
|
|
|
/* No VLAN need to set 0xFFF */
|
|
roce_set_field(context->byte_24_mtu_tc, V2_QPC_BYTE_24_VLAN_ID_M,
|
|
V2_QPC_BYTE_24_VLAN_ID_S, 0xfff);
|
|
roce_set_field(qpc_mask->byte_24_mtu_tc, V2_QPC_BYTE_24_VLAN_ID_M,
|
|
V2_QPC_BYTE_24_VLAN_ID_S, 0);
|
|
|
|
/*
|
|
* Set some fields in context to zero, Because the default values
|
|
* of all fields in context are zero, we need not set them to 0 again.
|
|
* but we should set the relevant fields of context mask to 0.
|
|
*/
|
|
roce_set_bit(qpc_mask->byte_56_dqpn_err, V2_QPC_BYTE_56_SQ_TX_ERR_S, 0);
|
|
roce_set_bit(qpc_mask->byte_56_dqpn_err, V2_QPC_BYTE_56_SQ_RX_ERR_S, 0);
|
|
roce_set_bit(qpc_mask->byte_56_dqpn_err, V2_QPC_BYTE_56_RQ_TX_ERR_S, 0);
|
|
roce_set_bit(qpc_mask->byte_56_dqpn_err, V2_QPC_BYTE_56_RQ_RX_ERR_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_60_qpst_mapid, V2_QPC_BYTE_60_MAPID_M,
|
|
V2_QPC_BYTE_60_MAPID_S, 0);
|
|
|
|
roce_set_bit(qpc_mask->byte_60_qpst_mapid,
|
|
V2_QPC_BYTE_60_INNER_MAP_IND_S, 0);
|
|
roce_set_bit(qpc_mask->byte_60_qpst_mapid, V2_QPC_BYTE_60_SQ_MAP_IND_S,
|
|
0);
|
|
roce_set_bit(qpc_mask->byte_60_qpst_mapid, V2_QPC_BYTE_60_RQ_MAP_IND_S,
|
|
0);
|
|
roce_set_bit(qpc_mask->byte_60_qpst_mapid, V2_QPC_BYTE_60_EXT_MAP_IND_S,
|
|
0);
|
|
roce_set_bit(qpc_mask->byte_60_qpst_mapid, V2_QPC_BYTE_60_SQ_RLS_IND_S,
|
|
0);
|
|
roce_set_bit(qpc_mask->byte_60_qpst_mapid, V2_QPC_BYTE_60_SQ_EXT_IND_S,
|
|
0);
|
|
roce_set_bit(qpc_mask->byte_28_at_fl, V2_QPC_BYTE_28_CNP_TX_FLAG_S, 0);
|
|
roce_set_bit(qpc_mask->byte_28_at_fl, V2_QPC_BYTE_28_CE_FLAG_S, 0);
|
|
|
|
if (attr_mask & IB_QP_QKEY) {
|
|
context->qkey_xrcd = attr->qkey;
|
|
qpc_mask->qkey_xrcd = 0;
|
|
hr_qp->qkey = attr->qkey;
|
|
}
|
|
|
|
if (hr_qp->rdb_en) {
|
|
roce_set_bit(context->byte_68_rq_db,
|
|
V2_QPC_BYTE_68_RQ_RECORD_EN_S, 1);
|
|
roce_set_bit(qpc_mask->byte_68_rq_db,
|
|
V2_QPC_BYTE_68_RQ_RECORD_EN_S, 0);
|
|
}
|
|
|
|
roce_set_field(context->byte_68_rq_db,
|
|
V2_QPC_BYTE_68_RQ_DB_RECORD_ADDR_M,
|
|
V2_QPC_BYTE_68_RQ_DB_RECORD_ADDR_S,
|
|
((u32)hr_qp->rdb.dma) >> 1);
|
|
roce_set_field(qpc_mask->byte_68_rq_db,
|
|
V2_QPC_BYTE_68_RQ_DB_RECORD_ADDR_M,
|
|
V2_QPC_BYTE_68_RQ_DB_RECORD_ADDR_S, 0);
|
|
context->rq_db_record_addr = hr_qp->rdb.dma >> 32;
|
|
qpc_mask->rq_db_record_addr = 0;
|
|
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_RQIE_S,
|
|
(hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_RQ_INLINE) ? 1 : 0);
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_RQIE_S, 0);
|
|
|
|
roce_set_field(context->byte_80_rnr_rx_cqn, V2_QPC_BYTE_80_RX_CQN_M,
|
|
V2_QPC_BYTE_80_RX_CQN_S, to_hr_cq(ibqp->recv_cq)->cqn);
|
|
roce_set_field(qpc_mask->byte_80_rnr_rx_cqn, V2_QPC_BYTE_80_RX_CQN_M,
|
|
V2_QPC_BYTE_80_RX_CQN_S, 0);
|
|
if (ibqp->srq) {
|
|
roce_set_field(context->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_SRQN_M, V2_QPC_BYTE_76_SRQN_S,
|
|
to_hr_srq(ibqp->srq)->srqn);
|
|
roce_set_field(qpc_mask->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_SRQN_M, V2_QPC_BYTE_76_SRQN_S, 0);
|
|
roce_set_bit(context->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_SRQ_EN_S, 1);
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_SRQ_EN_S, 0);
|
|
}
|
|
|
|
roce_set_field(qpc_mask->byte_84_rq_ci_pi,
|
|
V2_QPC_BYTE_84_RQ_PRODUCER_IDX_M,
|
|
V2_QPC_BYTE_84_RQ_PRODUCER_IDX_S, 0);
|
|
roce_set_field(qpc_mask->byte_84_rq_ci_pi,
|
|
V2_QPC_BYTE_84_RQ_CONSUMER_IDX_M,
|
|
V2_QPC_BYTE_84_RQ_CONSUMER_IDX_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_92_srq_info, V2_QPC_BYTE_92_SRQ_INFO_M,
|
|
V2_QPC_BYTE_92_SRQ_INFO_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_96_rx_reqmsn, V2_QPC_BYTE_96_RX_REQ_MSN_M,
|
|
V2_QPC_BYTE_96_RX_REQ_MSN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_104_rq_sge,
|
|
V2_QPC_BYTE_104_RQ_CUR_WQE_SGE_NUM_M,
|
|
V2_QPC_BYTE_104_RQ_CUR_WQE_SGE_NUM_S, 0);
|
|
|
|
roce_set_bit(qpc_mask->byte_108_rx_reqepsn,
|
|
V2_QPC_BYTE_108_RX_REQ_PSN_ERR_S, 0);
|
|
roce_set_field(qpc_mask->byte_108_rx_reqepsn,
|
|
V2_QPC_BYTE_108_RX_REQ_LAST_OPTYPE_M,
|
|
V2_QPC_BYTE_108_RX_REQ_LAST_OPTYPE_S, 0);
|
|
roce_set_bit(qpc_mask->byte_108_rx_reqepsn,
|
|
V2_QPC_BYTE_108_RX_REQ_RNR_S, 0);
|
|
|
|
qpc_mask->rq_rnr_timer = 0;
|
|
qpc_mask->rx_msg_len = 0;
|
|
qpc_mask->rx_rkey_pkt_info = 0;
|
|
qpc_mask->rx_va = 0;
|
|
|
|
roce_set_field(qpc_mask->byte_132_trrl, V2_QPC_BYTE_132_TRRL_HEAD_MAX_M,
|
|
V2_QPC_BYTE_132_TRRL_HEAD_MAX_S, 0);
|
|
roce_set_field(qpc_mask->byte_132_trrl, V2_QPC_BYTE_132_TRRL_TAIL_MAX_M,
|
|
V2_QPC_BYTE_132_TRRL_TAIL_MAX_S, 0);
|
|
|
|
roce_set_bit(qpc_mask->byte_140_raq, V2_QPC_BYTE_140_RSVD_RAQ_MAP_S, 0);
|
|
roce_set_field(qpc_mask->byte_140_raq, V2_QPC_BYTE_140_RAQ_TRRL_HEAD_M,
|
|
V2_QPC_BYTE_140_RAQ_TRRL_HEAD_S, 0);
|
|
roce_set_field(qpc_mask->byte_140_raq, V2_QPC_BYTE_140_RAQ_TRRL_TAIL_M,
|
|
V2_QPC_BYTE_140_RAQ_TRRL_TAIL_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_144_raq,
|
|
V2_QPC_BYTE_144_RAQ_RTY_INI_PSN_M,
|
|
V2_QPC_BYTE_144_RAQ_RTY_INI_PSN_S, 0);
|
|
roce_set_bit(qpc_mask->byte_144_raq, V2_QPC_BYTE_144_RAQ_RTY_INI_IND_S,
|
|
0);
|
|
roce_set_field(qpc_mask->byte_144_raq, V2_QPC_BYTE_144_RAQ_CREDIT_M,
|
|
V2_QPC_BYTE_144_RAQ_CREDIT_S, 0);
|
|
roce_set_bit(qpc_mask->byte_144_raq, V2_QPC_BYTE_144_RESP_RTY_FLG_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_148_raq, V2_QPC_BYTE_148_RQ_MSN_M,
|
|
V2_QPC_BYTE_148_RQ_MSN_S, 0);
|
|
roce_set_field(qpc_mask->byte_148_raq, V2_QPC_BYTE_148_RAQ_SYNDROME_M,
|
|
V2_QPC_BYTE_148_RAQ_SYNDROME_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_152_raq, V2_QPC_BYTE_152_RAQ_PSN_M,
|
|
V2_QPC_BYTE_152_RAQ_PSN_S, 0);
|
|
roce_set_field(qpc_mask->byte_152_raq,
|
|
V2_QPC_BYTE_152_RAQ_TRRL_RTY_HEAD_M,
|
|
V2_QPC_BYTE_152_RAQ_TRRL_RTY_HEAD_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_156_raq, V2_QPC_BYTE_156_RAQ_USE_PKTN_M,
|
|
V2_QPC_BYTE_156_RAQ_USE_PKTN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_160_sq_ci_pi,
|
|
V2_QPC_BYTE_160_SQ_PRODUCER_IDX_M,
|
|
V2_QPC_BYTE_160_SQ_PRODUCER_IDX_S, 0);
|
|
roce_set_field(qpc_mask->byte_160_sq_ci_pi,
|
|
V2_QPC_BYTE_160_SQ_CONSUMER_IDX_M,
|
|
V2_QPC_BYTE_160_SQ_CONSUMER_IDX_S, 0);
|
|
|
|
roce_set_field(context->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_SQ_SHIFT_BAK_M,
|
|
V2_QPC_BYTE_168_SQ_SHIFT_BAK_S,
|
|
ilog2((unsigned int)hr_qp->sq.wqe_cnt));
|
|
roce_set_field(qpc_mask->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_SQ_SHIFT_BAK_M,
|
|
V2_QPC_BYTE_168_SQ_SHIFT_BAK_S, 0);
|
|
|
|
roce_set_bit(qpc_mask->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_MSG_RTY_LP_FLG_S, 0);
|
|
roce_set_bit(qpc_mask->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_SQ_INVLD_FLG_S, 0);
|
|
roce_set_field(qpc_mask->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_IRRL_IDX_LSB_M,
|
|
V2_QPC_BYTE_168_IRRL_IDX_LSB_S, 0);
|
|
|
|
roce_set_field(context->byte_172_sq_psn, V2_QPC_BYTE_172_ACK_REQ_FREQ_M,
|
|
V2_QPC_BYTE_172_ACK_REQ_FREQ_S, 4);
|
|
roce_set_field(qpc_mask->byte_172_sq_psn,
|
|
V2_QPC_BYTE_172_ACK_REQ_FREQ_M,
|
|
V2_QPC_BYTE_172_ACK_REQ_FREQ_S, 0);
|
|
|
|
roce_set_bit(qpc_mask->byte_172_sq_psn, V2_QPC_BYTE_172_MSG_RNR_FLG_S,
|
|
0);
|
|
|
|
roce_set_field(qpc_mask->byte_176_msg_pktn,
|
|
V2_QPC_BYTE_176_MSG_USE_PKTN_M,
|
|
V2_QPC_BYTE_176_MSG_USE_PKTN_S, 0);
|
|
roce_set_field(qpc_mask->byte_176_msg_pktn,
|
|
V2_QPC_BYTE_176_IRRL_HEAD_PRE_M,
|
|
V2_QPC_BYTE_176_IRRL_HEAD_PRE_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_184_irrl_idx,
|
|
V2_QPC_BYTE_184_IRRL_IDX_MSB_M,
|
|
V2_QPC_BYTE_184_IRRL_IDX_MSB_S, 0);
|
|
|
|
qpc_mask->cur_sge_offset = 0;
|
|
|
|
roce_set_field(qpc_mask->byte_192_ext_sge,
|
|
V2_QPC_BYTE_192_CUR_SGE_IDX_M,
|
|
V2_QPC_BYTE_192_CUR_SGE_IDX_S, 0);
|
|
roce_set_field(qpc_mask->byte_192_ext_sge,
|
|
V2_QPC_BYTE_192_EXT_SGE_NUM_LEFT_M,
|
|
V2_QPC_BYTE_192_EXT_SGE_NUM_LEFT_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_196_sq_psn, V2_QPC_BYTE_196_IRRL_HEAD_M,
|
|
V2_QPC_BYTE_196_IRRL_HEAD_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_200_sq_max, V2_QPC_BYTE_200_SQ_MAX_IDX_M,
|
|
V2_QPC_BYTE_200_SQ_MAX_IDX_S, 0);
|
|
roce_set_field(qpc_mask->byte_200_sq_max,
|
|
V2_QPC_BYTE_200_LCL_OPERATED_CNT_M,
|
|
V2_QPC_BYTE_200_LCL_OPERATED_CNT_S, 0);
|
|
|
|
roce_set_bit(qpc_mask->byte_208_irrl, V2_QPC_BYTE_208_PKT_RNR_FLG_S, 0);
|
|
roce_set_bit(qpc_mask->byte_208_irrl, V2_QPC_BYTE_208_PKT_RTY_FLG_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_212_lsn, V2_QPC_BYTE_212_CHECK_FLG_M,
|
|
V2_QPC_BYTE_212_CHECK_FLG_S, 0);
|
|
|
|
qpc_mask->sq_timer = 0;
|
|
|
|
roce_set_field(qpc_mask->byte_220_retry_psn_msn,
|
|
V2_QPC_BYTE_220_RETRY_MSG_MSN_M,
|
|
V2_QPC_BYTE_220_RETRY_MSG_MSN_S, 0);
|
|
roce_set_field(qpc_mask->byte_232_irrl_sge,
|
|
V2_QPC_BYTE_232_IRRL_SGE_IDX_M,
|
|
V2_QPC_BYTE_232_IRRL_SGE_IDX_S, 0);
|
|
|
|
qpc_mask->irrl_cur_sge_offset = 0;
|
|
|
|
roce_set_field(qpc_mask->byte_240_irrl_tail,
|
|
V2_QPC_BYTE_240_IRRL_TAIL_REAL_M,
|
|
V2_QPC_BYTE_240_IRRL_TAIL_REAL_S, 0);
|
|
roce_set_field(qpc_mask->byte_240_irrl_tail,
|
|
V2_QPC_BYTE_240_IRRL_TAIL_RD_M,
|
|
V2_QPC_BYTE_240_IRRL_TAIL_RD_S, 0);
|
|
roce_set_field(qpc_mask->byte_240_irrl_tail,
|
|
V2_QPC_BYTE_240_RX_ACK_MSN_M,
|
|
V2_QPC_BYTE_240_RX_ACK_MSN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_248_ack_psn, V2_QPC_BYTE_248_IRRL_PSN_M,
|
|
V2_QPC_BYTE_248_IRRL_PSN_S, 0);
|
|
roce_set_bit(qpc_mask->byte_248_ack_psn, V2_QPC_BYTE_248_ACK_PSN_ERR_S,
|
|
0);
|
|
roce_set_field(qpc_mask->byte_248_ack_psn,
|
|
V2_QPC_BYTE_248_ACK_LAST_OPTYPE_M,
|
|
V2_QPC_BYTE_248_ACK_LAST_OPTYPE_S, 0);
|
|
roce_set_bit(qpc_mask->byte_248_ack_psn, V2_QPC_BYTE_248_IRRL_PSN_VLD_S,
|
|
0);
|
|
roce_set_bit(qpc_mask->byte_248_ack_psn,
|
|
V2_QPC_BYTE_248_RNR_RETRY_FLAG_S, 0);
|
|
roce_set_bit(qpc_mask->byte_248_ack_psn, V2_QPC_BYTE_248_CQ_ERR_IND_S,
|
|
0);
|
|
|
|
hr_qp->access_flags = attr->qp_access_flags;
|
|
hr_qp->pkey_index = attr->pkey_index;
|
|
roce_set_field(context->byte_252_err_txcqn, V2_QPC_BYTE_252_TX_CQN_M,
|
|
V2_QPC_BYTE_252_TX_CQN_S, to_hr_cq(ibqp->send_cq)->cqn);
|
|
roce_set_field(qpc_mask->byte_252_err_txcqn, V2_QPC_BYTE_252_TX_CQN_M,
|
|
V2_QPC_BYTE_252_TX_CQN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_252_err_txcqn, V2_QPC_BYTE_252_ERR_TYPE_M,
|
|
V2_QPC_BYTE_252_ERR_TYPE_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_256_sqflush_rqcqe,
|
|
V2_QPC_BYTE_256_RQ_CQE_IDX_M,
|
|
V2_QPC_BYTE_256_RQ_CQE_IDX_S, 0);
|
|
roce_set_field(qpc_mask->byte_256_sqflush_rqcqe,
|
|
V2_QPC_BYTE_256_SQ_FLUSH_IDX_M,
|
|
V2_QPC_BYTE_256_SQ_FLUSH_IDX_S, 0);
|
|
}
|
|
|
|
static void modify_qp_init_to_init(struct ib_qp *ibqp,
|
|
const struct ib_qp_attr *attr, int attr_mask,
|
|
struct hns_roce_v2_qp_context *context,
|
|
struct hns_roce_v2_qp_context *qpc_mask)
|
|
{
|
|
struct hns_roce_qp *hr_qp = to_hr_qp(ibqp);
|
|
|
|
/*
|
|
* In v2 engine, software pass context and context mask to hardware
|
|
* when modifying qp. If software need modify some fields in context,
|
|
* we should set all bits of the relevant fields in context mask to
|
|
* 0 at the same time, else set them to 0x1.
|
|
*/
|
|
roce_set_field(context->byte_4_sqpn_tst, V2_QPC_BYTE_4_TST_M,
|
|
V2_QPC_BYTE_4_TST_S, to_hr_qp_type(hr_qp->ibqp.qp_type));
|
|
roce_set_field(qpc_mask->byte_4_sqpn_tst, V2_QPC_BYTE_4_TST_M,
|
|
V2_QPC_BYTE_4_TST_S, 0);
|
|
|
|
if (ibqp->qp_type == IB_QPT_GSI)
|
|
roce_set_field(context->byte_4_sqpn_tst,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_M,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_S,
|
|
ilog2((unsigned int)hr_qp->sge.sge_cnt));
|
|
else
|
|
roce_set_field(context->byte_4_sqpn_tst,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_M,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_S, hr_qp->sq.max_gs > 2 ?
|
|
ilog2((unsigned int)hr_qp->sge.sge_cnt) : 0);
|
|
|
|
roce_set_field(qpc_mask->byte_4_sqpn_tst, V2_QPC_BYTE_4_SGE_SHIFT_M,
|
|
V2_QPC_BYTE_4_SGE_SHIFT_S, 0);
|
|
|
|
if (attr_mask & IB_QP_ACCESS_FLAGS) {
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_RRE_S,
|
|
!!(attr->qp_access_flags & IB_ACCESS_REMOTE_READ));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_RRE_S,
|
|
0);
|
|
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_RWE_S,
|
|
!!(attr->qp_access_flags &
|
|
IB_ACCESS_REMOTE_WRITE));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_RWE_S,
|
|
0);
|
|
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_ATE_S,
|
|
!!(attr->qp_access_flags &
|
|
IB_ACCESS_REMOTE_ATOMIC));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_ATE_S,
|
|
0);
|
|
} else {
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_RRE_S,
|
|
!!(hr_qp->access_flags & IB_ACCESS_REMOTE_READ));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_RRE_S,
|
|
0);
|
|
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_RWE_S,
|
|
!!(hr_qp->access_flags & IB_ACCESS_REMOTE_WRITE));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_RWE_S,
|
|
0);
|
|
|
|
roce_set_bit(context->byte_76_srqn_op_en, V2_QPC_BYTE_76_ATE_S,
|
|
!!(hr_qp->access_flags & IB_ACCESS_REMOTE_ATOMIC));
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en, V2_QPC_BYTE_76_ATE_S,
|
|
0);
|
|
}
|
|
|
|
roce_set_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SQ_SHIFT_M, V2_QPC_BYTE_20_SQ_SHIFT_S,
|
|
ilog2((unsigned int)hr_qp->sq.wqe_cnt));
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SQ_SHIFT_M, V2_QPC_BYTE_20_SQ_SHIFT_S, 0);
|
|
|
|
roce_set_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_RQ_SHIFT_M, V2_QPC_BYTE_20_RQ_SHIFT_S,
|
|
ilog2((unsigned int)hr_qp->rq.wqe_cnt));
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_RQ_SHIFT_M, V2_QPC_BYTE_20_RQ_SHIFT_S, 0);
|
|
|
|
roce_set_field(context->byte_16_buf_ba_pg_sz, V2_QPC_BYTE_16_PD_M,
|
|
V2_QPC_BYTE_16_PD_S, to_hr_pd(ibqp->pd)->pdn);
|
|
roce_set_field(qpc_mask->byte_16_buf_ba_pg_sz, V2_QPC_BYTE_16_PD_M,
|
|
V2_QPC_BYTE_16_PD_S, 0);
|
|
|
|
roce_set_field(context->byte_80_rnr_rx_cqn, V2_QPC_BYTE_80_RX_CQN_M,
|
|
V2_QPC_BYTE_80_RX_CQN_S, to_hr_cq(ibqp->recv_cq)->cqn);
|
|
roce_set_field(qpc_mask->byte_80_rnr_rx_cqn, V2_QPC_BYTE_80_RX_CQN_M,
|
|
V2_QPC_BYTE_80_RX_CQN_S, 0);
|
|
|
|
roce_set_field(context->byte_252_err_txcqn, V2_QPC_BYTE_252_TX_CQN_M,
|
|
V2_QPC_BYTE_252_TX_CQN_S, to_hr_cq(ibqp->send_cq)->cqn);
|
|
roce_set_field(qpc_mask->byte_252_err_txcqn, V2_QPC_BYTE_252_TX_CQN_M,
|
|
V2_QPC_BYTE_252_TX_CQN_S, 0);
|
|
|
|
if (ibqp->srq) {
|
|
roce_set_bit(context->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_SRQ_EN_S, 1);
|
|
roce_set_bit(qpc_mask->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_SRQ_EN_S, 0);
|
|
roce_set_field(context->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_SRQN_M, V2_QPC_BYTE_76_SRQN_S,
|
|
to_hr_srq(ibqp->srq)->srqn);
|
|
roce_set_field(qpc_mask->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_SRQN_M, V2_QPC_BYTE_76_SRQN_S, 0);
|
|
}
|
|
|
|
if (attr_mask & IB_QP_QKEY) {
|
|
context->qkey_xrcd = attr->qkey;
|
|
qpc_mask->qkey_xrcd = 0;
|
|
}
|
|
|
|
roce_set_field(context->byte_4_sqpn_tst, V2_QPC_BYTE_4_SQPN_M,
|
|
V2_QPC_BYTE_4_SQPN_S, hr_qp->qpn);
|
|
roce_set_field(qpc_mask->byte_4_sqpn_tst, V2_QPC_BYTE_4_SQPN_M,
|
|
V2_QPC_BYTE_4_SQPN_S, 0);
|
|
|
|
if (attr_mask & IB_QP_DEST_QPN) {
|
|
roce_set_field(context->byte_56_dqpn_err, V2_QPC_BYTE_56_DQPN_M,
|
|
V2_QPC_BYTE_56_DQPN_S, hr_qp->qpn);
|
|
roce_set_field(qpc_mask->byte_56_dqpn_err,
|
|
V2_QPC_BYTE_56_DQPN_M, V2_QPC_BYTE_56_DQPN_S, 0);
|
|
}
|
|
roce_set_field(context->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_SQ_SHIFT_BAK_M,
|
|
V2_QPC_BYTE_168_SQ_SHIFT_BAK_S,
|
|
ilog2((unsigned int)hr_qp->sq.wqe_cnt));
|
|
roce_set_field(qpc_mask->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_SQ_SHIFT_BAK_M,
|
|
V2_QPC_BYTE_168_SQ_SHIFT_BAK_S, 0);
|
|
}
|
|
|
|
static int modify_qp_init_to_rtr(struct ib_qp *ibqp,
|
|
const struct ib_qp_attr *attr, int attr_mask,
|
|
struct hns_roce_v2_qp_context *context,
|
|
struct hns_roce_v2_qp_context *qpc_mask)
|
|
{
|
|
const struct ib_global_route *grh = rdma_ah_read_grh(&attr->ah_attr);
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_qp *hr_qp = to_hr_qp(ibqp);
|
|
struct device *dev = hr_dev->dev;
|
|
dma_addr_t dma_handle_3;
|
|
dma_addr_t dma_handle_2;
|
|
dma_addr_t dma_handle;
|
|
u32 page_size;
|
|
u8 port_num;
|
|
u64 *mtts_3;
|
|
u64 *mtts_2;
|
|
u64 *mtts;
|
|
u8 *dmac;
|
|
u8 *smac;
|
|
int port;
|
|
|
|
/* Search qp buf's mtts */
|
|
mtts = hns_roce_table_find(hr_dev, &hr_dev->mr_table.mtt_table,
|
|
hr_qp->mtt.first_seg, &dma_handle);
|
|
if (!mtts) {
|
|
dev_err(dev, "qp buf pa find failed\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Search IRRL's mtts */
|
|
mtts_2 = hns_roce_table_find(hr_dev, &hr_dev->qp_table.irrl_table,
|
|
hr_qp->qpn, &dma_handle_2);
|
|
if (!mtts_2) {
|
|
dev_err(dev, "qp irrl_table find failed\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Search TRRL's mtts */
|
|
mtts_3 = hns_roce_table_find(hr_dev, &hr_dev->qp_table.trrl_table,
|
|
hr_qp->qpn, &dma_handle_3);
|
|
if (!mtts_3) {
|
|
dev_err(dev, "qp trrl_table find failed\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
if (attr_mask & IB_QP_ALT_PATH) {
|
|
dev_err(dev, "INIT2RTR attr_mask (0x%x) error\n", attr_mask);
|
|
return -EINVAL;
|
|
}
|
|
|
|
dmac = (u8 *)attr->ah_attr.roce.dmac;
|
|
context->wqe_sge_ba = (u32)(dma_handle >> 3);
|
|
qpc_mask->wqe_sge_ba = 0;
|
|
|
|
/*
|
|
* In v2 engine, software pass context and context mask to hardware
|
|
* when modifying qp. If software need modify some fields in context,
|
|
* we should set all bits of the relevant fields in context mask to
|
|
* 0 at the same time, else set them to 0x1.
|
|
*/
|
|
roce_set_field(context->byte_12_sq_hop, V2_QPC_BYTE_12_WQE_SGE_BA_M,
|
|
V2_QPC_BYTE_12_WQE_SGE_BA_S, dma_handle >> (32 + 3));
|
|
roce_set_field(qpc_mask->byte_12_sq_hop, V2_QPC_BYTE_12_WQE_SGE_BA_M,
|
|
V2_QPC_BYTE_12_WQE_SGE_BA_S, 0);
|
|
|
|
roce_set_field(context->byte_12_sq_hop, V2_QPC_BYTE_12_SQ_HOP_NUM_M,
|
|
V2_QPC_BYTE_12_SQ_HOP_NUM_S,
|
|
hr_dev->caps.mtt_hop_num == HNS_ROCE_HOP_NUM_0 ?
|
|
0 : hr_dev->caps.mtt_hop_num);
|
|
roce_set_field(qpc_mask->byte_12_sq_hop, V2_QPC_BYTE_12_SQ_HOP_NUM_M,
|
|
V2_QPC_BYTE_12_SQ_HOP_NUM_S, 0);
|
|
|
|
roce_set_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SGE_HOP_NUM_M,
|
|
V2_QPC_BYTE_20_SGE_HOP_NUM_S,
|
|
((ibqp->qp_type == IB_QPT_GSI) || hr_qp->sq.max_gs > 2) ?
|
|
hr_dev->caps.mtt_hop_num : 0);
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SGE_HOP_NUM_M,
|
|
V2_QPC_BYTE_20_SGE_HOP_NUM_S, 0);
|
|
|
|
roce_set_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_RQ_HOP_NUM_M,
|
|
V2_QPC_BYTE_20_RQ_HOP_NUM_S,
|
|
hr_dev->caps.mtt_hop_num == HNS_ROCE_HOP_NUM_0 ?
|
|
0 : hr_dev->caps.mtt_hop_num);
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_RQ_HOP_NUM_M,
|
|
V2_QPC_BYTE_20_RQ_HOP_NUM_S, 0);
|
|
|
|
roce_set_field(context->byte_16_buf_ba_pg_sz,
|
|
V2_QPC_BYTE_16_WQE_SGE_BA_PG_SZ_M,
|
|
V2_QPC_BYTE_16_WQE_SGE_BA_PG_SZ_S,
|
|
hr_dev->caps.mtt_ba_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(qpc_mask->byte_16_buf_ba_pg_sz,
|
|
V2_QPC_BYTE_16_WQE_SGE_BA_PG_SZ_M,
|
|
V2_QPC_BYTE_16_WQE_SGE_BA_PG_SZ_S, 0);
|
|
|
|
roce_set_field(context->byte_16_buf_ba_pg_sz,
|
|
V2_QPC_BYTE_16_WQE_SGE_BUF_PG_SZ_M,
|
|
V2_QPC_BYTE_16_WQE_SGE_BUF_PG_SZ_S,
|
|
hr_dev->caps.mtt_buf_pg_sz + PG_SHIFT_OFFSET);
|
|
roce_set_field(qpc_mask->byte_16_buf_ba_pg_sz,
|
|
V2_QPC_BYTE_16_WQE_SGE_BUF_PG_SZ_M,
|
|
V2_QPC_BYTE_16_WQE_SGE_BUF_PG_SZ_S, 0);
|
|
|
|
roce_set_field(context->byte_80_rnr_rx_cqn,
|
|
V2_QPC_BYTE_80_MIN_RNR_TIME_M,
|
|
V2_QPC_BYTE_80_MIN_RNR_TIME_S, attr->min_rnr_timer);
|
|
roce_set_field(qpc_mask->byte_80_rnr_rx_cqn,
|
|
V2_QPC_BYTE_80_MIN_RNR_TIME_M,
|
|
V2_QPC_BYTE_80_MIN_RNR_TIME_S, 0);
|
|
|
|
page_size = 1 << (hr_dev->caps.mtt_buf_pg_sz + PAGE_SHIFT);
|
|
context->rq_cur_blk_addr = (u32)(mtts[hr_qp->rq.offset / page_size]
|
|
>> PAGE_ADDR_SHIFT);
|
|
qpc_mask->rq_cur_blk_addr = 0;
|
|
|
|
roce_set_field(context->byte_92_srq_info,
|
|
V2_QPC_BYTE_92_RQ_CUR_BLK_ADDR_M,
|
|
V2_QPC_BYTE_92_RQ_CUR_BLK_ADDR_S,
|
|
mtts[hr_qp->rq.offset / page_size]
|
|
>> (32 + PAGE_ADDR_SHIFT));
|
|
roce_set_field(qpc_mask->byte_92_srq_info,
|
|
V2_QPC_BYTE_92_RQ_CUR_BLK_ADDR_M,
|
|
V2_QPC_BYTE_92_RQ_CUR_BLK_ADDR_S, 0);
|
|
|
|
context->rq_nxt_blk_addr = (u32)(mtts[hr_qp->rq.offset / page_size + 1]
|
|
>> PAGE_ADDR_SHIFT);
|
|
qpc_mask->rq_nxt_blk_addr = 0;
|
|
|
|
roce_set_field(context->byte_104_rq_sge,
|
|
V2_QPC_BYTE_104_RQ_NXT_BLK_ADDR_M,
|
|
V2_QPC_BYTE_104_RQ_NXT_BLK_ADDR_S,
|
|
mtts[hr_qp->rq.offset / page_size + 1]
|
|
>> (32 + PAGE_ADDR_SHIFT));
|
|
roce_set_field(qpc_mask->byte_104_rq_sge,
|
|
V2_QPC_BYTE_104_RQ_NXT_BLK_ADDR_M,
|
|
V2_QPC_BYTE_104_RQ_NXT_BLK_ADDR_S, 0);
|
|
|
|
roce_set_field(context->byte_108_rx_reqepsn,
|
|
V2_QPC_BYTE_108_RX_REQ_EPSN_M,
|
|
V2_QPC_BYTE_108_RX_REQ_EPSN_S, attr->rq_psn);
|
|
roce_set_field(qpc_mask->byte_108_rx_reqepsn,
|
|
V2_QPC_BYTE_108_RX_REQ_EPSN_M,
|
|
V2_QPC_BYTE_108_RX_REQ_EPSN_S, 0);
|
|
|
|
roce_set_field(context->byte_132_trrl, V2_QPC_BYTE_132_TRRL_BA_M,
|
|
V2_QPC_BYTE_132_TRRL_BA_S, dma_handle_3 >> 4);
|
|
roce_set_field(qpc_mask->byte_132_trrl, V2_QPC_BYTE_132_TRRL_BA_M,
|
|
V2_QPC_BYTE_132_TRRL_BA_S, 0);
|
|
context->trrl_ba = (u32)(dma_handle_3 >> (16 + 4));
|
|
qpc_mask->trrl_ba = 0;
|
|
roce_set_field(context->byte_140_raq, V2_QPC_BYTE_140_TRRL_BA_M,
|
|
V2_QPC_BYTE_140_TRRL_BA_S,
|
|
(u32)(dma_handle_3 >> (32 + 16 + 4)));
|
|
roce_set_field(qpc_mask->byte_140_raq, V2_QPC_BYTE_140_TRRL_BA_M,
|
|
V2_QPC_BYTE_140_TRRL_BA_S, 0);
|
|
|
|
context->irrl_ba = (u32)(dma_handle_2 >> 6);
|
|
qpc_mask->irrl_ba = 0;
|
|
roce_set_field(context->byte_208_irrl, V2_QPC_BYTE_208_IRRL_BA_M,
|
|
V2_QPC_BYTE_208_IRRL_BA_S,
|
|
dma_handle_2 >> (32 + 6));
|
|
roce_set_field(qpc_mask->byte_208_irrl, V2_QPC_BYTE_208_IRRL_BA_M,
|
|
V2_QPC_BYTE_208_IRRL_BA_S, 0);
|
|
|
|
roce_set_bit(context->byte_208_irrl, V2_QPC_BYTE_208_RMT_E2E_S, 1);
|
|
roce_set_bit(qpc_mask->byte_208_irrl, V2_QPC_BYTE_208_RMT_E2E_S, 0);
|
|
|
|
roce_set_bit(context->byte_252_err_txcqn, V2_QPC_BYTE_252_SIG_TYPE_S,
|
|
hr_qp->sq_signal_bits);
|
|
roce_set_bit(qpc_mask->byte_252_err_txcqn, V2_QPC_BYTE_252_SIG_TYPE_S,
|
|
0);
|
|
|
|
port = (attr_mask & IB_QP_PORT) ? (attr->port_num - 1) : hr_qp->port;
|
|
|
|
smac = (u8 *)hr_dev->dev_addr[port];
|
|
/* when dmac equals smac or loop_idc is 1, it should loopback */
|
|
if (ether_addr_equal_unaligned(dmac, smac) ||
|
|
hr_dev->loop_idc == 0x1) {
|
|
roce_set_bit(context->byte_28_at_fl, V2_QPC_BYTE_28_LBI_S, 1);
|
|
roce_set_bit(qpc_mask->byte_28_at_fl, V2_QPC_BYTE_28_LBI_S, 0);
|
|
}
|
|
|
|
if ((attr_mask & IB_QP_MAX_DEST_RD_ATOMIC) &&
|
|
attr->max_dest_rd_atomic) {
|
|
roce_set_field(context->byte_140_raq, V2_QPC_BYTE_140_RR_MAX_M,
|
|
V2_QPC_BYTE_140_RR_MAX_S,
|
|
fls(attr->max_dest_rd_atomic - 1));
|
|
roce_set_field(qpc_mask->byte_140_raq, V2_QPC_BYTE_140_RR_MAX_M,
|
|
V2_QPC_BYTE_140_RR_MAX_S, 0);
|
|
}
|
|
|
|
if (attr_mask & IB_QP_DEST_QPN) {
|
|
roce_set_field(context->byte_56_dqpn_err, V2_QPC_BYTE_56_DQPN_M,
|
|
V2_QPC_BYTE_56_DQPN_S, attr->dest_qp_num);
|
|
roce_set_field(qpc_mask->byte_56_dqpn_err,
|
|
V2_QPC_BYTE_56_DQPN_M, V2_QPC_BYTE_56_DQPN_S, 0);
|
|
}
|
|
|
|
/* Configure GID index */
|
|
port_num = rdma_ah_get_port_num(&attr->ah_attr);
|
|
roce_set_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SGID_IDX_M,
|
|
V2_QPC_BYTE_20_SGID_IDX_S,
|
|
hns_get_gid_index(hr_dev, port_num - 1,
|
|
grh->sgid_index));
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SGID_IDX_M,
|
|
V2_QPC_BYTE_20_SGID_IDX_S, 0);
|
|
memcpy(&(context->dmac), dmac, 4);
|
|
roce_set_field(context->byte_52_udpspn_dmac, V2_QPC_BYTE_52_DMAC_M,
|
|
V2_QPC_BYTE_52_DMAC_S, *((u16 *)(&dmac[4])));
|
|
qpc_mask->dmac = 0;
|
|
roce_set_field(qpc_mask->byte_52_udpspn_dmac, V2_QPC_BYTE_52_DMAC_M,
|
|
V2_QPC_BYTE_52_DMAC_S, 0);
|
|
|
|
roce_set_field(context->byte_56_dqpn_err, V2_QPC_BYTE_56_LP_PKTN_INI_M,
|
|
V2_QPC_BYTE_56_LP_PKTN_INI_S, 4);
|
|
roce_set_field(qpc_mask->byte_56_dqpn_err, V2_QPC_BYTE_56_LP_PKTN_INI_M,
|
|
V2_QPC_BYTE_56_LP_PKTN_INI_S, 0);
|
|
|
|
if (ibqp->qp_type == IB_QPT_GSI || ibqp->qp_type == IB_QPT_UD)
|
|
roce_set_field(context->byte_24_mtu_tc, V2_QPC_BYTE_24_MTU_M,
|
|
V2_QPC_BYTE_24_MTU_S, IB_MTU_4096);
|
|
else if (attr_mask & IB_QP_PATH_MTU)
|
|
roce_set_field(context->byte_24_mtu_tc, V2_QPC_BYTE_24_MTU_M,
|
|
V2_QPC_BYTE_24_MTU_S, attr->path_mtu);
|
|
|
|
roce_set_field(qpc_mask->byte_24_mtu_tc, V2_QPC_BYTE_24_MTU_M,
|
|
V2_QPC_BYTE_24_MTU_S, 0);
|
|
|
|
roce_set_field(context->byte_84_rq_ci_pi,
|
|
V2_QPC_BYTE_84_RQ_PRODUCER_IDX_M,
|
|
V2_QPC_BYTE_84_RQ_PRODUCER_IDX_S, hr_qp->rq.head);
|
|
roce_set_field(qpc_mask->byte_84_rq_ci_pi,
|
|
V2_QPC_BYTE_84_RQ_PRODUCER_IDX_M,
|
|
V2_QPC_BYTE_84_RQ_PRODUCER_IDX_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_84_rq_ci_pi,
|
|
V2_QPC_BYTE_84_RQ_CONSUMER_IDX_M,
|
|
V2_QPC_BYTE_84_RQ_CONSUMER_IDX_S, 0);
|
|
roce_set_bit(qpc_mask->byte_108_rx_reqepsn,
|
|
V2_QPC_BYTE_108_RX_REQ_PSN_ERR_S, 0);
|
|
roce_set_field(qpc_mask->byte_96_rx_reqmsn, V2_QPC_BYTE_96_RX_REQ_MSN_M,
|
|
V2_QPC_BYTE_96_RX_REQ_MSN_S, 0);
|
|
roce_set_field(qpc_mask->byte_108_rx_reqepsn,
|
|
V2_QPC_BYTE_108_RX_REQ_LAST_OPTYPE_M,
|
|
V2_QPC_BYTE_108_RX_REQ_LAST_OPTYPE_S, 0);
|
|
|
|
context->rq_rnr_timer = 0;
|
|
qpc_mask->rq_rnr_timer = 0;
|
|
|
|
roce_set_field(context->byte_152_raq, V2_QPC_BYTE_152_RAQ_PSN_M,
|
|
V2_QPC_BYTE_152_RAQ_PSN_S, attr->rq_psn - 1);
|
|
roce_set_field(qpc_mask->byte_152_raq, V2_QPC_BYTE_152_RAQ_PSN_M,
|
|
V2_QPC_BYTE_152_RAQ_PSN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_132_trrl, V2_QPC_BYTE_132_TRRL_HEAD_MAX_M,
|
|
V2_QPC_BYTE_132_TRRL_HEAD_MAX_S, 0);
|
|
roce_set_field(qpc_mask->byte_132_trrl, V2_QPC_BYTE_132_TRRL_TAIL_MAX_M,
|
|
V2_QPC_BYTE_132_TRRL_TAIL_MAX_S, 0);
|
|
|
|
roce_set_field(context->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_LP_SGEN_INI_M,
|
|
V2_QPC_BYTE_168_LP_SGEN_INI_S, 3);
|
|
roce_set_field(qpc_mask->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_LP_SGEN_INI_M,
|
|
V2_QPC_BYTE_168_LP_SGEN_INI_S, 0);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int modify_qp_rtr_to_rts(struct ib_qp *ibqp,
|
|
const struct ib_qp_attr *attr, int attr_mask,
|
|
struct hns_roce_v2_qp_context *context,
|
|
struct hns_roce_v2_qp_context *qpc_mask)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_qp *hr_qp = to_hr_qp(ibqp);
|
|
struct device *dev = hr_dev->dev;
|
|
dma_addr_t dma_handle;
|
|
u32 page_size;
|
|
u64 *mtts;
|
|
|
|
/* Search qp buf's mtts */
|
|
mtts = hns_roce_table_find(hr_dev, &hr_dev->mr_table.mtt_table,
|
|
hr_qp->mtt.first_seg, &dma_handle);
|
|
if (!mtts) {
|
|
dev_err(dev, "qp buf pa find failed\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* Not support alternate path and path migration */
|
|
if ((attr_mask & IB_QP_ALT_PATH) ||
|
|
(attr_mask & IB_QP_PATH_MIG_STATE)) {
|
|
dev_err(dev, "RTR2RTS attr_mask (0x%x)error\n", attr_mask);
|
|
return -EINVAL;
|
|
}
|
|
|
|
/*
|
|
* In v2 engine, software pass context and context mask to hardware
|
|
* when modifying qp. If software need modify some fields in context,
|
|
* we should set all bits of the relevant fields in context mask to
|
|
* 0 at the same time, else set them to 0x1.
|
|
*/
|
|
roce_set_field(context->byte_60_qpst_mapid,
|
|
V2_QPC_BYTE_60_RTY_NUM_INI_BAK_M,
|
|
V2_QPC_BYTE_60_RTY_NUM_INI_BAK_S, attr->retry_cnt);
|
|
roce_set_field(qpc_mask->byte_60_qpst_mapid,
|
|
V2_QPC_BYTE_60_RTY_NUM_INI_BAK_M,
|
|
V2_QPC_BYTE_60_RTY_NUM_INI_BAK_S, 0);
|
|
|
|
context->sq_cur_blk_addr = (u32)(mtts[0] >> PAGE_ADDR_SHIFT);
|
|
roce_set_field(context->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_SQ_CUR_BLK_ADDR_M,
|
|
V2_QPC_BYTE_168_SQ_CUR_BLK_ADDR_S,
|
|
mtts[0] >> (32 + PAGE_ADDR_SHIFT));
|
|
qpc_mask->sq_cur_blk_addr = 0;
|
|
roce_set_field(qpc_mask->byte_168_irrl_idx,
|
|
V2_QPC_BYTE_168_SQ_CUR_BLK_ADDR_M,
|
|
V2_QPC_BYTE_168_SQ_CUR_BLK_ADDR_S, 0);
|
|
|
|
page_size = 1 << (hr_dev->caps.mtt_buf_pg_sz + PAGE_SHIFT);
|
|
context->sq_cur_sge_blk_addr =
|
|
((ibqp->qp_type == IB_QPT_GSI) || hr_qp->sq.max_gs > 2) ?
|
|
((u32)(mtts[hr_qp->sge.offset / page_size]
|
|
>> PAGE_ADDR_SHIFT)) : 0;
|
|
roce_set_field(context->byte_184_irrl_idx,
|
|
V2_QPC_BYTE_184_SQ_CUR_SGE_BLK_ADDR_M,
|
|
V2_QPC_BYTE_184_SQ_CUR_SGE_BLK_ADDR_S,
|
|
((ibqp->qp_type == IB_QPT_GSI) || hr_qp->sq.max_gs > 2) ?
|
|
(mtts[hr_qp->sge.offset / page_size] >>
|
|
(32 + PAGE_ADDR_SHIFT)) : 0);
|
|
qpc_mask->sq_cur_sge_blk_addr = 0;
|
|
roce_set_field(qpc_mask->byte_184_irrl_idx,
|
|
V2_QPC_BYTE_184_SQ_CUR_SGE_BLK_ADDR_M,
|
|
V2_QPC_BYTE_184_SQ_CUR_SGE_BLK_ADDR_S, 0);
|
|
|
|
context->rx_sq_cur_blk_addr = (u32)(mtts[0] >> PAGE_ADDR_SHIFT);
|
|
roce_set_field(context->byte_232_irrl_sge,
|
|
V2_QPC_BYTE_232_RX_SQ_CUR_BLK_ADDR_M,
|
|
V2_QPC_BYTE_232_RX_SQ_CUR_BLK_ADDR_S,
|
|
mtts[0] >> (32 + PAGE_ADDR_SHIFT));
|
|
qpc_mask->rx_sq_cur_blk_addr = 0;
|
|
roce_set_field(qpc_mask->byte_232_irrl_sge,
|
|
V2_QPC_BYTE_232_RX_SQ_CUR_BLK_ADDR_M,
|
|
V2_QPC_BYTE_232_RX_SQ_CUR_BLK_ADDR_S, 0);
|
|
|
|
/*
|
|
* Set some fields in context to zero, Because the default values
|
|
* of all fields in context are zero, we need not set them to 0 again.
|
|
* but we should set the relevant fields of context mask to 0.
|
|
*/
|
|
roce_set_field(qpc_mask->byte_232_irrl_sge,
|
|
V2_QPC_BYTE_232_IRRL_SGE_IDX_M,
|
|
V2_QPC_BYTE_232_IRRL_SGE_IDX_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_240_irrl_tail,
|
|
V2_QPC_BYTE_240_RX_ACK_MSN_M,
|
|
V2_QPC_BYTE_240_RX_ACK_MSN_S, 0);
|
|
|
|
roce_set_field(context->byte_244_rnr_rxack,
|
|
V2_QPC_BYTE_244_RX_ACK_EPSN_M,
|
|
V2_QPC_BYTE_244_RX_ACK_EPSN_S, attr->sq_psn);
|
|
roce_set_field(qpc_mask->byte_244_rnr_rxack,
|
|
V2_QPC_BYTE_244_RX_ACK_EPSN_M,
|
|
V2_QPC_BYTE_244_RX_ACK_EPSN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_248_ack_psn,
|
|
V2_QPC_BYTE_248_ACK_LAST_OPTYPE_M,
|
|
V2_QPC_BYTE_248_ACK_LAST_OPTYPE_S, 0);
|
|
roce_set_bit(qpc_mask->byte_248_ack_psn,
|
|
V2_QPC_BYTE_248_IRRL_PSN_VLD_S, 0);
|
|
roce_set_field(qpc_mask->byte_248_ack_psn,
|
|
V2_QPC_BYTE_248_IRRL_PSN_M,
|
|
V2_QPC_BYTE_248_IRRL_PSN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_240_irrl_tail,
|
|
V2_QPC_BYTE_240_IRRL_TAIL_REAL_M,
|
|
V2_QPC_BYTE_240_IRRL_TAIL_REAL_S, 0);
|
|
|
|
roce_set_field(context->byte_220_retry_psn_msn,
|
|
V2_QPC_BYTE_220_RETRY_MSG_PSN_M,
|
|
V2_QPC_BYTE_220_RETRY_MSG_PSN_S, attr->sq_psn);
|
|
roce_set_field(qpc_mask->byte_220_retry_psn_msn,
|
|
V2_QPC_BYTE_220_RETRY_MSG_PSN_M,
|
|
V2_QPC_BYTE_220_RETRY_MSG_PSN_S, 0);
|
|
|
|
roce_set_field(context->byte_224_retry_msg,
|
|
V2_QPC_BYTE_224_RETRY_MSG_PSN_M,
|
|
V2_QPC_BYTE_224_RETRY_MSG_PSN_S, attr->sq_psn >> 16);
|
|
roce_set_field(qpc_mask->byte_224_retry_msg,
|
|
V2_QPC_BYTE_224_RETRY_MSG_PSN_M,
|
|
V2_QPC_BYTE_224_RETRY_MSG_PSN_S, 0);
|
|
|
|
roce_set_field(context->byte_224_retry_msg,
|
|
V2_QPC_BYTE_224_RETRY_MSG_FPKT_PSN_M,
|
|
V2_QPC_BYTE_224_RETRY_MSG_FPKT_PSN_S, attr->sq_psn);
|
|
roce_set_field(qpc_mask->byte_224_retry_msg,
|
|
V2_QPC_BYTE_224_RETRY_MSG_FPKT_PSN_M,
|
|
V2_QPC_BYTE_224_RETRY_MSG_FPKT_PSN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_220_retry_psn_msn,
|
|
V2_QPC_BYTE_220_RETRY_MSG_MSN_M,
|
|
V2_QPC_BYTE_220_RETRY_MSG_MSN_S, 0);
|
|
|
|
roce_set_bit(qpc_mask->byte_248_ack_psn,
|
|
V2_QPC_BYTE_248_RNR_RETRY_FLAG_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_212_lsn, V2_QPC_BYTE_212_CHECK_FLG_M,
|
|
V2_QPC_BYTE_212_CHECK_FLG_S, 0);
|
|
|
|
roce_set_field(context->byte_212_lsn, V2_QPC_BYTE_212_RETRY_CNT_M,
|
|
V2_QPC_BYTE_212_RETRY_CNT_S, attr->retry_cnt);
|
|
roce_set_field(qpc_mask->byte_212_lsn, V2_QPC_BYTE_212_RETRY_CNT_M,
|
|
V2_QPC_BYTE_212_RETRY_CNT_S, 0);
|
|
|
|
roce_set_field(context->byte_212_lsn, V2_QPC_BYTE_212_RETRY_NUM_INIT_M,
|
|
V2_QPC_BYTE_212_RETRY_NUM_INIT_S, attr->retry_cnt);
|
|
roce_set_field(qpc_mask->byte_212_lsn, V2_QPC_BYTE_212_RETRY_NUM_INIT_M,
|
|
V2_QPC_BYTE_212_RETRY_NUM_INIT_S, 0);
|
|
|
|
roce_set_field(context->byte_244_rnr_rxack,
|
|
V2_QPC_BYTE_244_RNR_NUM_INIT_M,
|
|
V2_QPC_BYTE_244_RNR_NUM_INIT_S, attr->rnr_retry);
|
|
roce_set_field(qpc_mask->byte_244_rnr_rxack,
|
|
V2_QPC_BYTE_244_RNR_NUM_INIT_M,
|
|
V2_QPC_BYTE_244_RNR_NUM_INIT_S, 0);
|
|
|
|
roce_set_field(context->byte_244_rnr_rxack, V2_QPC_BYTE_244_RNR_CNT_M,
|
|
V2_QPC_BYTE_244_RNR_CNT_S, attr->rnr_retry);
|
|
roce_set_field(qpc_mask->byte_244_rnr_rxack, V2_QPC_BYTE_244_RNR_CNT_M,
|
|
V2_QPC_BYTE_244_RNR_CNT_S, 0);
|
|
|
|
roce_set_field(context->byte_212_lsn, V2_QPC_BYTE_212_LSN_M,
|
|
V2_QPC_BYTE_212_LSN_S, 0x100);
|
|
roce_set_field(qpc_mask->byte_212_lsn, V2_QPC_BYTE_212_LSN_M,
|
|
V2_QPC_BYTE_212_LSN_S, 0);
|
|
|
|
if (attr_mask & IB_QP_TIMEOUT) {
|
|
roce_set_field(context->byte_28_at_fl, V2_QPC_BYTE_28_AT_M,
|
|
V2_QPC_BYTE_28_AT_S, attr->timeout);
|
|
roce_set_field(qpc_mask->byte_28_at_fl, V2_QPC_BYTE_28_AT_M,
|
|
V2_QPC_BYTE_28_AT_S, 0);
|
|
}
|
|
|
|
roce_set_field(context->byte_172_sq_psn, V2_QPC_BYTE_172_SQ_CUR_PSN_M,
|
|
V2_QPC_BYTE_172_SQ_CUR_PSN_S, attr->sq_psn);
|
|
roce_set_field(qpc_mask->byte_172_sq_psn, V2_QPC_BYTE_172_SQ_CUR_PSN_M,
|
|
V2_QPC_BYTE_172_SQ_CUR_PSN_S, 0);
|
|
|
|
roce_set_field(qpc_mask->byte_196_sq_psn, V2_QPC_BYTE_196_IRRL_HEAD_M,
|
|
V2_QPC_BYTE_196_IRRL_HEAD_S, 0);
|
|
roce_set_field(context->byte_196_sq_psn, V2_QPC_BYTE_196_SQ_MAX_PSN_M,
|
|
V2_QPC_BYTE_196_SQ_MAX_PSN_S, attr->sq_psn);
|
|
roce_set_field(qpc_mask->byte_196_sq_psn, V2_QPC_BYTE_196_SQ_MAX_PSN_M,
|
|
V2_QPC_BYTE_196_SQ_MAX_PSN_S, 0);
|
|
|
|
if ((attr_mask & IB_QP_MAX_QP_RD_ATOMIC) && attr->max_rd_atomic) {
|
|
roce_set_field(context->byte_208_irrl, V2_QPC_BYTE_208_SR_MAX_M,
|
|
V2_QPC_BYTE_208_SR_MAX_S,
|
|
fls(attr->max_rd_atomic - 1));
|
|
roce_set_field(qpc_mask->byte_208_irrl,
|
|
V2_QPC_BYTE_208_SR_MAX_M,
|
|
V2_QPC_BYTE_208_SR_MAX_S, 0);
|
|
}
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_v2_modify_qp(struct ib_qp *ibqp,
|
|
const struct ib_qp_attr *attr,
|
|
int attr_mask, enum ib_qp_state cur_state,
|
|
enum ib_qp_state new_state)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_qp *hr_qp = to_hr_qp(ibqp);
|
|
struct hns_roce_v2_qp_context *context;
|
|
struct hns_roce_v2_qp_context *qpc_mask;
|
|
struct device *dev = hr_dev->dev;
|
|
int ret = -EINVAL;
|
|
|
|
context = kcalloc(2, sizeof(*context), GFP_KERNEL);
|
|
if (!context)
|
|
return -ENOMEM;
|
|
|
|
qpc_mask = context + 1;
|
|
/*
|
|
* In v2 engine, software pass context and context mask to hardware
|
|
* when modifying qp. If software need modify some fields in context,
|
|
* we should set all bits of the relevant fields in context mask to
|
|
* 0 at the same time, else set them to 0x1.
|
|
*/
|
|
memset(qpc_mask, 0xff, sizeof(*qpc_mask));
|
|
if (cur_state == IB_QPS_RESET && new_state == IB_QPS_INIT) {
|
|
modify_qp_reset_to_init(ibqp, attr, attr_mask, context,
|
|
qpc_mask);
|
|
} else if (cur_state == IB_QPS_INIT && new_state == IB_QPS_INIT) {
|
|
modify_qp_init_to_init(ibqp, attr, attr_mask, context,
|
|
qpc_mask);
|
|
} else if (cur_state == IB_QPS_INIT && new_state == IB_QPS_RTR) {
|
|
ret = modify_qp_init_to_rtr(ibqp, attr, attr_mask, context,
|
|
qpc_mask);
|
|
if (ret)
|
|
goto out;
|
|
} else if (cur_state == IB_QPS_RTR && new_state == IB_QPS_RTS) {
|
|
ret = modify_qp_rtr_to_rts(ibqp, attr, attr_mask, context,
|
|
qpc_mask);
|
|
if (ret)
|
|
goto out;
|
|
} else if ((cur_state == IB_QPS_RTS && new_state == IB_QPS_RTS) ||
|
|
(cur_state == IB_QPS_SQE && new_state == IB_QPS_RTS) ||
|
|
(cur_state == IB_QPS_RTS && new_state == IB_QPS_SQD) ||
|
|
(cur_state == IB_QPS_SQD && new_state == IB_QPS_SQD) ||
|
|
(cur_state == IB_QPS_SQD && new_state == IB_QPS_RTS) ||
|
|
(cur_state == IB_QPS_INIT && new_state == IB_QPS_RESET) ||
|
|
(cur_state == IB_QPS_RTR && new_state == IB_QPS_RESET) ||
|
|
(cur_state == IB_QPS_RTS && new_state == IB_QPS_RESET) ||
|
|
(cur_state == IB_QPS_ERR && new_state == IB_QPS_RESET) ||
|
|
(cur_state == IB_QPS_INIT && new_state == IB_QPS_ERR) ||
|
|
(cur_state == IB_QPS_RTR && new_state == IB_QPS_ERR) ||
|
|
(cur_state == IB_QPS_RTS && new_state == IB_QPS_ERR) ||
|
|
(cur_state == IB_QPS_SQD && new_state == IB_QPS_ERR) ||
|
|
(cur_state == IB_QPS_SQE && new_state == IB_QPS_ERR) ||
|
|
(cur_state == IB_QPS_ERR && new_state == IB_QPS_ERR)) {
|
|
/* Nothing */
|
|
;
|
|
} else {
|
|
dev_err(dev, "Illegal state for QP!\n");
|
|
ret = -EINVAL;
|
|
goto out;
|
|
}
|
|
|
|
if (attr_mask & IB_QP_AV) {
|
|
const struct ib_global_route *grh =
|
|
rdma_ah_read_grh(&attr->ah_attr);
|
|
const struct ib_gid_attr *gid_attr = NULL;
|
|
u8 src_mac[ETH_ALEN];
|
|
int is_roce_protocol;
|
|
u16 vlan = 0xffff;
|
|
u8 ib_port;
|
|
u8 hr_port;
|
|
|
|
ib_port = (attr_mask & IB_QP_PORT) ? attr->port_num :
|
|
hr_qp->port + 1;
|
|
hr_port = ib_port - 1;
|
|
is_roce_protocol = rdma_cap_eth_ah(&hr_dev->ib_dev, ib_port) &&
|
|
rdma_ah_get_ah_flags(&attr->ah_attr) & IB_AH_GRH;
|
|
|
|
if (is_roce_protocol) {
|
|
gid_attr = attr->ah_attr.grh.sgid_attr;
|
|
vlan = rdma_vlan_dev_vlan_id(gid_attr->ndev);
|
|
memcpy(src_mac, gid_attr->ndev->dev_addr, ETH_ALEN);
|
|
}
|
|
|
|
roce_set_field(context->byte_24_mtu_tc,
|
|
V2_QPC_BYTE_24_VLAN_ID_M,
|
|
V2_QPC_BYTE_24_VLAN_ID_S, vlan);
|
|
roce_set_field(qpc_mask->byte_24_mtu_tc,
|
|
V2_QPC_BYTE_24_VLAN_ID_M,
|
|
V2_QPC_BYTE_24_VLAN_ID_S, 0);
|
|
|
|
if (grh->sgid_index >= hr_dev->caps.gid_table_len[hr_port]) {
|
|
dev_err(hr_dev->dev,
|
|
"sgid_index(%u) too large. max is %d\n",
|
|
grh->sgid_index,
|
|
hr_dev->caps.gid_table_len[hr_port]);
|
|
ret = -EINVAL;
|
|
goto out;
|
|
}
|
|
|
|
if (attr->ah_attr.type != RDMA_AH_ATTR_TYPE_ROCE) {
|
|
dev_err(hr_dev->dev, "ah attr is not RDMA roce type\n");
|
|
ret = -EINVAL;
|
|
goto out;
|
|
}
|
|
|
|
roce_set_field(context->byte_52_udpspn_dmac,
|
|
V2_QPC_BYTE_52_UDPSPN_M, V2_QPC_BYTE_52_UDPSPN_S,
|
|
(gid_attr->gid_type != IB_GID_TYPE_ROCE_UDP_ENCAP) ?
|
|
0 : 0x12b7);
|
|
|
|
roce_set_field(qpc_mask->byte_52_udpspn_dmac,
|
|
V2_QPC_BYTE_52_UDPSPN_M,
|
|
V2_QPC_BYTE_52_UDPSPN_S, 0);
|
|
|
|
roce_set_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SGID_IDX_M,
|
|
V2_QPC_BYTE_20_SGID_IDX_S, grh->sgid_index);
|
|
|
|
roce_set_field(qpc_mask->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SGID_IDX_M,
|
|
V2_QPC_BYTE_20_SGID_IDX_S, 0);
|
|
|
|
roce_set_field(context->byte_24_mtu_tc,
|
|
V2_QPC_BYTE_24_HOP_LIMIT_M,
|
|
V2_QPC_BYTE_24_HOP_LIMIT_S, grh->hop_limit);
|
|
roce_set_field(qpc_mask->byte_24_mtu_tc,
|
|
V2_QPC_BYTE_24_HOP_LIMIT_M,
|
|
V2_QPC_BYTE_24_HOP_LIMIT_S, 0);
|
|
|
|
roce_set_field(context->byte_24_mtu_tc, V2_QPC_BYTE_24_TC_M,
|
|
V2_QPC_BYTE_24_TC_S, grh->traffic_class);
|
|
roce_set_field(qpc_mask->byte_24_mtu_tc, V2_QPC_BYTE_24_TC_M,
|
|
V2_QPC_BYTE_24_TC_S, 0);
|
|
roce_set_field(context->byte_28_at_fl, V2_QPC_BYTE_28_FL_M,
|
|
V2_QPC_BYTE_28_FL_S, grh->flow_label);
|
|
roce_set_field(qpc_mask->byte_28_at_fl, V2_QPC_BYTE_28_FL_M,
|
|
V2_QPC_BYTE_28_FL_S, 0);
|
|
memcpy(context->dgid, grh->dgid.raw, sizeof(grh->dgid.raw));
|
|
memset(qpc_mask->dgid, 0, sizeof(grh->dgid.raw));
|
|
roce_set_field(context->byte_28_at_fl, V2_QPC_BYTE_28_SL_M,
|
|
V2_QPC_BYTE_28_SL_S,
|
|
rdma_ah_get_sl(&attr->ah_attr));
|
|
roce_set_field(qpc_mask->byte_28_at_fl, V2_QPC_BYTE_28_SL_M,
|
|
V2_QPC_BYTE_28_SL_S, 0);
|
|
hr_qp->sl = rdma_ah_get_sl(&attr->ah_attr);
|
|
}
|
|
|
|
if (attr_mask & (IB_QP_ACCESS_FLAGS | IB_QP_MAX_DEST_RD_ATOMIC))
|
|
set_access_flags(hr_qp, context, qpc_mask, attr, attr_mask);
|
|
|
|
/* Every status migrate must change state */
|
|
roce_set_field(context->byte_60_qpst_mapid, V2_QPC_BYTE_60_QP_ST_M,
|
|
V2_QPC_BYTE_60_QP_ST_S, new_state);
|
|
roce_set_field(qpc_mask->byte_60_qpst_mapid, V2_QPC_BYTE_60_QP_ST_M,
|
|
V2_QPC_BYTE_60_QP_ST_S, 0);
|
|
|
|
/* SW pass context to HW */
|
|
ret = hns_roce_v2_qp_modify(hr_dev, &hr_qp->mtt, cur_state, new_state,
|
|
context, hr_qp);
|
|
if (ret) {
|
|
dev_err(dev, "hns_roce_qp_modify failed(%d)\n", ret);
|
|
goto out;
|
|
}
|
|
|
|
hr_qp->state = new_state;
|
|
|
|
if (attr_mask & IB_QP_ACCESS_FLAGS)
|
|
hr_qp->atomic_rd_en = attr->qp_access_flags;
|
|
|
|
if (attr_mask & IB_QP_MAX_DEST_RD_ATOMIC)
|
|
hr_qp->resp_depth = attr->max_dest_rd_atomic;
|
|
if (attr_mask & IB_QP_PORT) {
|
|
hr_qp->port = attr->port_num - 1;
|
|
hr_qp->phy_port = hr_dev->iboe.phy_port[hr_qp->port];
|
|
}
|
|
|
|
if (new_state == IB_QPS_RESET && !ibqp->uobject) {
|
|
hns_roce_v2_cq_clean(to_hr_cq(ibqp->recv_cq), hr_qp->qpn,
|
|
ibqp->srq ? to_hr_srq(ibqp->srq) : NULL);
|
|
if (ibqp->send_cq != ibqp->recv_cq)
|
|
hns_roce_v2_cq_clean(to_hr_cq(ibqp->send_cq),
|
|
hr_qp->qpn, NULL);
|
|
|
|
hr_qp->rq.head = 0;
|
|
hr_qp->rq.tail = 0;
|
|
hr_qp->sq.head = 0;
|
|
hr_qp->sq.tail = 0;
|
|
hr_qp->sq_next_wqe = 0;
|
|
hr_qp->next_sge = 0;
|
|
if (hr_qp->rq.wqe_cnt)
|
|
*hr_qp->rdb.db_record = 0;
|
|
}
|
|
|
|
out:
|
|
kfree(context);
|
|
return ret;
|
|
}
|
|
|
|
static inline enum ib_qp_state to_ib_qp_st(enum hns_roce_v2_qp_state state)
|
|
{
|
|
switch (state) {
|
|
case HNS_ROCE_QP_ST_RST: return IB_QPS_RESET;
|
|
case HNS_ROCE_QP_ST_INIT: return IB_QPS_INIT;
|
|
case HNS_ROCE_QP_ST_RTR: return IB_QPS_RTR;
|
|
case HNS_ROCE_QP_ST_RTS: return IB_QPS_RTS;
|
|
case HNS_ROCE_QP_ST_SQ_DRAINING:
|
|
case HNS_ROCE_QP_ST_SQD: return IB_QPS_SQD;
|
|
case HNS_ROCE_QP_ST_SQER: return IB_QPS_SQE;
|
|
case HNS_ROCE_QP_ST_ERR: return IB_QPS_ERR;
|
|
default: return -1;
|
|
}
|
|
}
|
|
|
|
static int hns_roce_v2_query_qpc(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_qp *hr_qp,
|
|
struct hns_roce_v2_qp_context *hr_context)
|
|
{
|
|
struct hns_roce_cmd_mailbox *mailbox;
|
|
int ret;
|
|
|
|
mailbox = hns_roce_alloc_cmd_mailbox(hr_dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
|
|
ret = hns_roce_cmd_mbox(hr_dev, 0, mailbox->dma, hr_qp->qpn, 0,
|
|
HNS_ROCE_CMD_QUERY_QPC,
|
|
HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "QUERY QP cmd process error\n");
|
|
goto out;
|
|
}
|
|
|
|
memcpy(hr_context, mailbox->buf, sizeof(*hr_context));
|
|
|
|
out:
|
|
hns_roce_free_cmd_mailbox(hr_dev, mailbox);
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_v2_query_qp(struct ib_qp *ibqp, struct ib_qp_attr *qp_attr,
|
|
int qp_attr_mask,
|
|
struct ib_qp_init_attr *qp_init_attr)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_qp *hr_qp = to_hr_qp(ibqp);
|
|
struct hns_roce_v2_qp_context *context;
|
|
struct device *dev = hr_dev->dev;
|
|
int tmp_qp_state;
|
|
int state;
|
|
int ret;
|
|
|
|
context = kzalloc(sizeof(*context), GFP_KERNEL);
|
|
if (!context)
|
|
return -ENOMEM;
|
|
|
|
memset(qp_attr, 0, sizeof(*qp_attr));
|
|
memset(qp_init_attr, 0, sizeof(*qp_init_attr));
|
|
|
|
mutex_lock(&hr_qp->mutex);
|
|
|
|
if (hr_qp->state == IB_QPS_RESET) {
|
|
qp_attr->qp_state = IB_QPS_RESET;
|
|
ret = 0;
|
|
goto done;
|
|
}
|
|
|
|
ret = hns_roce_v2_query_qpc(hr_dev, hr_qp, context);
|
|
if (ret) {
|
|
dev_err(dev, "query qpc error\n");
|
|
ret = -EINVAL;
|
|
goto out;
|
|
}
|
|
|
|
state = roce_get_field(context->byte_60_qpst_mapid,
|
|
V2_QPC_BYTE_60_QP_ST_M, V2_QPC_BYTE_60_QP_ST_S);
|
|
tmp_qp_state = to_ib_qp_st((enum hns_roce_v2_qp_state)state);
|
|
if (tmp_qp_state == -1) {
|
|
dev_err(dev, "Illegal ib_qp_state\n");
|
|
ret = -EINVAL;
|
|
goto out;
|
|
}
|
|
hr_qp->state = (u8)tmp_qp_state;
|
|
qp_attr->qp_state = (enum ib_qp_state)hr_qp->state;
|
|
qp_attr->path_mtu = (enum ib_mtu)roce_get_field(context->byte_24_mtu_tc,
|
|
V2_QPC_BYTE_24_MTU_M,
|
|
V2_QPC_BYTE_24_MTU_S);
|
|
qp_attr->path_mig_state = IB_MIG_ARMED;
|
|
qp_attr->ah_attr.type = RDMA_AH_ATTR_TYPE_ROCE;
|
|
if (hr_qp->ibqp.qp_type == IB_QPT_UD)
|
|
qp_attr->qkey = V2_QKEY_VAL;
|
|
|
|
qp_attr->rq_psn = roce_get_field(context->byte_108_rx_reqepsn,
|
|
V2_QPC_BYTE_108_RX_REQ_EPSN_M,
|
|
V2_QPC_BYTE_108_RX_REQ_EPSN_S);
|
|
qp_attr->sq_psn = (u32)roce_get_field(context->byte_172_sq_psn,
|
|
V2_QPC_BYTE_172_SQ_CUR_PSN_M,
|
|
V2_QPC_BYTE_172_SQ_CUR_PSN_S);
|
|
qp_attr->dest_qp_num = (u8)roce_get_field(context->byte_56_dqpn_err,
|
|
V2_QPC_BYTE_56_DQPN_M,
|
|
V2_QPC_BYTE_56_DQPN_S);
|
|
qp_attr->qp_access_flags = ((roce_get_bit(context->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_RRE_S)) << 2) |
|
|
((roce_get_bit(context->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_RWE_S)) << 1) |
|
|
((roce_get_bit(context->byte_76_srqn_op_en,
|
|
V2_QPC_BYTE_76_ATE_S)) << 3);
|
|
if (hr_qp->ibqp.qp_type == IB_QPT_RC ||
|
|
hr_qp->ibqp.qp_type == IB_QPT_UC) {
|
|
struct ib_global_route *grh =
|
|
rdma_ah_retrieve_grh(&qp_attr->ah_attr);
|
|
|
|
rdma_ah_set_sl(&qp_attr->ah_attr,
|
|
roce_get_field(context->byte_28_at_fl,
|
|
V2_QPC_BYTE_28_SL_M,
|
|
V2_QPC_BYTE_28_SL_S));
|
|
grh->flow_label = roce_get_field(context->byte_28_at_fl,
|
|
V2_QPC_BYTE_28_FL_M,
|
|
V2_QPC_BYTE_28_FL_S);
|
|
grh->sgid_index = roce_get_field(context->byte_20_smac_sgid_idx,
|
|
V2_QPC_BYTE_20_SGID_IDX_M,
|
|
V2_QPC_BYTE_20_SGID_IDX_S);
|
|
grh->hop_limit = roce_get_field(context->byte_24_mtu_tc,
|
|
V2_QPC_BYTE_24_HOP_LIMIT_M,
|
|
V2_QPC_BYTE_24_HOP_LIMIT_S);
|
|
grh->traffic_class = roce_get_field(context->byte_24_mtu_tc,
|
|
V2_QPC_BYTE_24_TC_M,
|
|
V2_QPC_BYTE_24_TC_S);
|
|
|
|
memcpy(grh->dgid.raw, context->dgid, sizeof(grh->dgid.raw));
|
|
}
|
|
|
|
qp_attr->port_num = hr_qp->port + 1;
|
|
qp_attr->sq_draining = 0;
|
|
qp_attr->max_rd_atomic = 1 << roce_get_field(context->byte_208_irrl,
|
|
V2_QPC_BYTE_208_SR_MAX_M,
|
|
V2_QPC_BYTE_208_SR_MAX_S);
|
|
qp_attr->max_dest_rd_atomic = 1 << roce_get_field(context->byte_140_raq,
|
|
V2_QPC_BYTE_140_RR_MAX_M,
|
|
V2_QPC_BYTE_140_RR_MAX_S);
|
|
qp_attr->min_rnr_timer = (u8)roce_get_field(context->byte_80_rnr_rx_cqn,
|
|
V2_QPC_BYTE_80_MIN_RNR_TIME_M,
|
|
V2_QPC_BYTE_80_MIN_RNR_TIME_S);
|
|
qp_attr->timeout = (u8)roce_get_field(context->byte_28_at_fl,
|
|
V2_QPC_BYTE_28_AT_M,
|
|
V2_QPC_BYTE_28_AT_S);
|
|
qp_attr->retry_cnt = roce_get_field(context->byte_212_lsn,
|
|
V2_QPC_BYTE_212_RETRY_CNT_M,
|
|
V2_QPC_BYTE_212_RETRY_CNT_S);
|
|
qp_attr->rnr_retry = context->rq_rnr_timer;
|
|
|
|
done:
|
|
qp_attr->cur_qp_state = qp_attr->qp_state;
|
|
qp_attr->cap.max_recv_wr = hr_qp->rq.wqe_cnt;
|
|
qp_attr->cap.max_recv_sge = hr_qp->rq.max_gs;
|
|
|
|
if (!ibqp->uobject) {
|
|
qp_attr->cap.max_send_wr = hr_qp->sq.wqe_cnt;
|
|
qp_attr->cap.max_send_sge = hr_qp->sq.max_gs;
|
|
} else {
|
|
qp_attr->cap.max_send_wr = 0;
|
|
qp_attr->cap.max_send_sge = 0;
|
|
}
|
|
|
|
qp_init_attr->cap = qp_attr->cap;
|
|
|
|
out:
|
|
mutex_unlock(&hr_qp->mutex);
|
|
kfree(context);
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_v2_destroy_qp_common(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_qp *hr_qp,
|
|
int is_user)
|
|
{
|
|
struct hns_roce_cq *send_cq, *recv_cq;
|
|
struct device *dev = hr_dev->dev;
|
|
int ret;
|
|
|
|
if (hr_qp->ibqp.qp_type == IB_QPT_RC && hr_qp->state != IB_QPS_RESET) {
|
|
/* Modify qp to reset before destroying qp */
|
|
ret = hns_roce_v2_modify_qp(&hr_qp->ibqp, NULL, 0,
|
|
hr_qp->state, IB_QPS_RESET);
|
|
if (ret) {
|
|
dev_err(dev, "modify QP %06lx to ERR failed.\n",
|
|
hr_qp->qpn);
|
|
return ret;
|
|
}
|
|
}
|
|
|
|
send_cq = to_hr_cq(hr_qp->ibqp.send_cq);
|
|
recv_cq = to_hr_cq(hr_qp->ibqp.recv_cq);
|
|
|
|
hns_roce_lock_cqs(send_cq, recv_cq);
|
|
|
|
if (!is_user) {
|
|
__hns_roce_v2_cq_clean(recv_cq, hr_qp->qpn, hr_qp->ibqp.srq ?
|
|
to_hr_srq(hr_qp->ibqp.srq) : NULL);
|
|
if (send_cq != recv_cq)
|
|
__hns_roce_v2_cq_clean(send_cq, hr_qp->qpn, NULL);
|
|
}
|
|
|
|
hns_roce_qp_remove(hr_dev, hr_qp);
|
|
|
|
hns_roce_unlock_cqs(send_cq, recv_cq);
|
|
|
|
hns_roce_qp_free(hr_dev, hr_qp);
|
|
|
|
/* Not special_QP, free their QPN */
|
|
if ((hr_qp->ibqp.qp_type == IB_QPT_RC) ||
|
|
(hr_qp->ibqp.qp_type == IB_QPT_UC) ||
|
|
(hr_qp->ibqp.qp_type == IB_QPT_UD))
|
|
hns_roce_release_range_qp(hr_dev, hr_qp->qpn, 1);
|
|
|
|
hns_roce_mtt_cleanup(hr_dev, &hr_qp->mtt);
|
|
|
|
if (is_user) {
|
|
if (hr_qp->rq.wqe_cnt && (hr_qp->rdb_en == 1))
|
|
hns_roce_db_unmap_user(
|
|
to_hr_ucontext(hr_qp->ibqp.uobject->context),
|
|
&hr_qp->rdb);
|
|
ib_umem_release(hr_qp->umem);
|
|
} else {
|
|
kfree(hr_qp->sq.wrid);
|
|
kfree(hr_qp->rq.wrid);
|
|
hns_roce_buf_free(hr_dev, hr_qp->buff_size, &hr_qp->hr_buf);
|
|
if (hr_qp->rq.wqe_cnt)
|
|
hns_roce_free_db(hr_dev, &hr_qp->rdb);
|
|
}
|
|
|
|
if (hr_dev->caps.flags & HNS_ROCE_CAP_FLAG_RQ_INLINE) {
|
|
kfree(hr_qp->rq_inl_buf.wqe_list[0].sg_list);
|
|
kfree(hr_qp->rq_inl_buf.wqe_list);
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_v2_destroy_qp(struct ib_qp *ibqp)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(ibqp->device);
|
|
struct hns_roce_qp *hr_qp = to_hr_qp(ibqp);
|
|
int ret;
|
|
|
|
ret = hns_roce_v2_destroy_qp_common(hr_dev, hr_qp, !!ibqp->pd->uobject);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "Destroy qp failed(%d)\n", ret);
|
|
return ret;
|
|
}
|
|
|
|
if (hr_qp->ibqp.qp_type == IB_QPT_GSI)
|
|
kfree(hr_to_hr_sqp(hr_qp));
|
|
else
|
|
kfree(hr_qp);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_v2_modify_cq(struct ib_cq *cq, u16 cq_count, u16 cq_period)
|
|
{
|
|
struct hns_roce_dev *hr_dev = to_hr_dev(cq->device);
|
|
struct hns_roce_v2_cq_context *cq_context;
|
|
struct hns_roce_cq *hr_cq = to_hr_cq(cq);
|
|
struct hns_roce_v2_cq_context *cqc_mask;
|
|
struct hns_roce_cmd_mailbox *mailbox;
|
|
int ret;
|
|
|
|
mailbox = hns_roce_alloc_cmd_mailbox(hr_dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
|
|
cq_context = mailbox->buf;
|
|
cqc_mask = (struct hns_roce_v2_cq_context *)mailbox->buf + 1;
|
|
|
|
memset(cqc_mask, 0xff, sizeof(*cqc_mask));
|
|
|
|
roce_set_field(cq_context->byte_56_cqe_period_maxcnt,
|
|
V2_CQC_BYTE_56_CQ_MAX_CNT_M, V2_CQC_BYTE_56_CQ_MAX_CNT_S,
|
|
cq_count);
|
|
roce_set_field(cqc_mask->byte_56_cqe_period_maxcnt,
|
|
V2_CQC_BYTE_56_CQ_MAX_CNT_M, V2_CQC_BYTE_56_CQ_MAX_CNT_S,
|
|
0);
|
|
roce_set_field(cq_context->byte_56_cqe_period_maxcnt,
|
|
V2_CQC_BYTE_56_CQ_PERIOD_M, V2_CQC_BYTE_56_CQ_PERIOD_S,
|
|
cq_period);
|
|
roce_set_field(cqc_mask->byte_56_cqe_period_maxcnt,
|
|
V2_CQC_BYTE_56_CQ_PERIOD_M, V2_CQC_BYTE_56_CQ_PERIOD_S,
|
|
0);
|
|
|
|
ret = hns_roce_cmd_mbox(hr_dev, mailbox->dma, 0, hr_cq->cqn, 1,
|
|
HNS_ROCE_CMD_MODIFY_CQC,
|
|
HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
hns_roce_free_cmd_mailbox(hr_dev, mailbox);
|
|
if (ret)
|
|
dev_err(hr_dev->dev, "MODIFY CQ Failed to cmd mailbox.\n");
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void set_eq_cons_index_v2(struct hns_roce_eq *eq)
|
|
{
|
|
u32 doorbell[2];
|
|
|
|
doorbell[0] = 0;
|
|
doorbell[1] = 0;
|
|
|
|
if (eq->type_flag == HNS_ROCE_AEQ) {
|
|
roce_set_field(doorbell[0], HNS_ROCE_V2_EQ_DB_CMD_M,
|
|
HNS_ROCE_V2_EQ_DB_CMD_S,
|
|
eq->arm_st == HNS_ROCE_V2_EQ_ALWAYS_ARMED ?
|
|
HNS_ROCE_EQ_DB_CMD_AEQ :
|
|
HNS_ROCE_EQ_DB_CMD_AEQ_ARMED);
|
|
} else {
|
|
roce_set_field(doorbell[0], HNS_ROCE_V2_EQ_DB_TAG_M,
|
|
HNS_ROCE_V2_EQ_DB_TAG_S, eq->eqn);
|
|
|
|
roce_set_field(doorbell[0], HNS_ROCE_V2_EQ_DB_CMD_M,
|
|
HNS_ROCE_V2_EQ_DB_CMD_S,
|
|
eq->arm_st == HNS_ROCE_V2_EQ_ALWAYS_ARMED ?
|
|
HNS_ROCE_EQ_DB_CMD_CEQ :
|
|
HNS_ROCE_EQ_DB_CMD_CEQ_ARMED);
|
|
}
|
|
|
|
roce_set_field(doorbell[1], HNS_ROCE_V2_EQ_DB_PARA_M,
|
|
HNS_ROCE_V2_EQ_DB_PARA_S,
|
|
(eq->cons_index & HNS_ROCE_V2_CONS_IDX_M));
|
|
|
|
hns_roce_write64_k(doorbell, eq->doorbell);
|
|
}
|
|
|
|
static void hns_roce_v2_wq_catas_err_handle(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_aeqe *aeqe,
|
|
u32 qpn)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
int sub_type;
|
|
|
|
dev_warn(dev, "Local work queue catastrophic error.\n");
|
|
sub_type = roce_get_field(aeqe->asyn, HNS_ROCE_V2_AEQE_SUB_TYPE_M,
|
|
HNS_ROCE_V2_AEQE_SUB_TYPE_S);
|
|
switch (sub_type) {
|
|
case HNS_ROCE_LWQCE_QPC_ERROR:
|
|
dev_warn(dev, "QP %d, QPC error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LWQCE_MTU_ERROR:
|
|
dev_warn(dev, "QP %d, MTU error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LWQCE_WQE_BA_ADDR_ERROR:
|
|
dev_warn(dev, "QP %d, WQE BA addr error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LWQCE_WQE_ADDR_ERROR:
|
|
dev_warn(dev, "QP %d, WQE addr error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LWQCE_SQ_WQE_SHIFT_ERROR:
|
|
dev_warn(dev, "QP %d, WQE shift error.\n", qpn);
|
|
break;
|
|
default:
|
|
dev_err(dev, "Unhandled sub_event type %d.\n", sub_type);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void hns_roce_v2_local_wq_access_err_handle(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_aeqe *aeqe, u32 qpn)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
int sub_type;
|
|
|
|
dev_warn(dev, "Local access violation work queue error.\n");
|
|
sub_type = roce_get_field(aeqe->asyn, HNS_ROCE_V2_AEQE_SUB_TYPE_M,
|
|
HNS_ROCE_V2_AEQE_SUB_TYPE_S);
|
|
switch (sub_type) {
|
|
case HNS_ROCE_LAVWQE_R_KEY_VIOLATION:
|
|
dev_warn(dev, "QP %d, R_key violation.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LAVWQE_LENGTH_ERROR:
|
|
dev_warn(dev, "QP %d, length error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LAVWQE_VA_ERROR:
|
|
dev_warn(dev, "QP %d, VA error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LAVWQE_PD_ERROR:
|
|
dev_err(dev, "QP %d, PD error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LAVWQE_RW_ACC_ERROR:
|
|
dev_warn(dev, "QP %d, rw acc error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LAVWQE_KEY_STATE_ERROR:
|
|
dev_warn(dev, "QP %d, key state error.\n", qpn);
|
|
break;
|
|
case HNS_ROCE_LAVWQE_MR_OPERATION_ERROR:
|
|
dev_warn(dev, "QP %d, MR operation error.\n", qpn);
|
|
break;
|
|
default:
|
|
dev_err(dev, "Unhandled sub_event type %d.\n", sub_type);
|
|
break;
|
|
}
|
|
}
|
|
|
|
static void hns_roce_v2_qp_err_handle(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_aeqe *aeqe,
|
|
int event_type)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
u32 qpn;
|
|
|
|
qpn = roce_get_field(aeqe->event.qp_event.qp,
|
|
HNS_ROCE_V2_AEQE_EVENT_QUEUE_NUM_M,
|
|
HNS_ROCE_V2_AEQE_EVENT_QUEUE_NUM_S);
|
|
|
|
switch (event_type) {
|
|
case HNS_ROCE_EVENT_TYPE_COMM_EST:
|
|
dev_warn(dev, "Communication established.\n");
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_SQ_DRAINED:
|
|
dev_warn(dev, "Send queue drained.\n");
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_WQ_CATAS_ERROR:
|
|
hns_roce_v2_wq_catas_err_handle(hr_dev, aeqe, qpn);
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_INV_REQ_LOCAL_WQ_ERROR:
|
|
dev_warn(dev, "Invalid request local work queue error.\n");
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_LOCAL_WQ_ACCESS_ERROR:
|
|
hns_roce_v2_local_wq_access_err_handle(hr_dev, aeqe, qpn);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
hns_roce_qp_event(hr_dev, qpn, event_type);
|
|
}
|
|
|
|
static void hns_roce_v2_cq_err_handle(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_aeqe *aeqe,
|
|
int event_type)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
u32 cqn;
|
|
|
|
cqn = roce_get_field(aeqe->event.cq_event.cq,
|
|
HNS_ROCE_V2_AEQE_EVENT_QUEUE_NUM_M,
|
|
HNS_ROCE_V2_AEQE_EVENT_QUEUE_NUM_S);
|
|
|
|
switch (event_type) {
|
|
case HNS_ROCE_EVENT_TYPE_CQ_ACCESS_ERROR:
|
|
dev_warn(dev, "CQ 0x%x access err.\n", cqn);
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_CQ_OVERFLOW:
|
|
dev_warn(dev, "CQ 0x%x overflow\n", cqn);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
hns_roce_cq_event(hr_dev, cqn, event_type);
|
|
}
|
|
|
|
static struct hns_roce_aeqe *get_aeqe_v2(struct hns_roce_eq *eq, u32 entry)
|
|
{
|
|
u32 buf_chk_sz;
|
|
unsigned long off;
|
|
|
|
buf_chk_sz = 1 << (eq->eqe_buf_pg_sz + PAGE_SHIFT);
|
|
off = (entry & (eq->entries - 1)) * HNS_ROCE_AEQ_ENTRY_SIZE;
|
|
|
|
return (struct hns_roce_aeqe *)((char *)(eq->buf_list->buf) +
|
|
off % buf_chk_sz);
|
|
}
|
|
|
|
static struct hns_roce_aeqe *mhop_get_aeqe(struct hns_roce_eq *eq, u32 entry)
|
|
{
|
|
u32 buf_chk_sz;
|
|
unsigned long off;
|
|
|
|
buf_chk_sz = 1 << (eq->eqe_buf_pg_sz + PAGE_SHIFT);
|
|
|
|
off = (entry & (eq->entries - 1)) * HNS_ROCE_AEQ_ENTRY_SIZE;
|
|
|
|
if (eq->hop_num == HNS_ROCE_HOP_NUM_0)
|
|
return (struct hns_roce_aeqe *)((u8 *)(eq->bt_l0) +
|
|
off % buf_chk_sz);
|
|
else
|
|
return (struct hns_roce_aeqe *)((u8 *)
|
|
(eq->buf[off / buf_chk_sz]) + off % buf_chk_sz);
|
|
}
|
|
|
|
static struct hns_roce_aeqe *next_aeqe_sw_v2(struct hns_roce_eq *eq)
|
|
{
|
|
struct hns_roce_aeqe *aeqe;
|
|
|
|
if (!eq->hop_num)
|
|
aeqe = get_aeqe_v2(eq, eq->cons_index);
|
|
else
|
|
aeqe = mhop_get_aeqe(eq, eq->cons_index);
|
|
|
|
return (roce_get_bit(aeqe->asyn, HNS_ROCE_V2_AEQ_AEQE_OWNER_S) ^
|
|
!!(eq->cons_index & eq->entries)) ? aeqe : NULL;
|
|
}
|
|
|
|
static int hns_roce_v2_aeq_int(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_eq *eq)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
struct hns_roce_aeqe *aeqe;
|
|
int aeqe_found = 0;
|
|
int event_type;
|
|
|
|
while ((aeqe = next_aeqe_sw_v2(eq))) {
|
|
|
|
/* Make sure we read AEQ entry after we have checked the
|
|
* ownership bit
|
|
*/
|
|
dma_rmb();
|
|
|
|
event_type = roce_get_field(aeqe->asyn,
|
|
HNS_ROCE_V2_AEQE_EVENT_TYPE_M,
|
|
HNS_ROCE_V2_AEQE_EVENT_TYPE_S);
|
|
|
|
switch (event_type) {
|
|
case HNS_ROCE_EVENT_TYPE_PATH_MIG:
|
|
dev_warn(dev, "Path migrated succeeded.\n");
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_PATH_MIG_FAILED:
|
|
dev_warn(dev, "Path migration failed.\n");
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_COMM_EST:
|
|
case HNS_ROCE_EVENT_TYPE_SQ_DRAINED:
|
|
case HNS_ROCE_EVENT_TYPE_WQ_CATAS_ERROR:
|
|
case HNS_ROCE_EVENT_TYPE_INV_REQ_LOCAL_WQ_ERROR:
|
|
case HNS_ROCE_EVENT_TYPE_LOCAL_WQ_ACCESS_ERROR:
|
|
hns_roce_v2_qp_err_handle(hr_dev, aeqe, event_type);
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_SRQ_LIMIT_REACH:
|
|
case HNS_ROCE_EVENT_TYPE_SRQ_LAST_WQE_REACH:
|
|
case HNS_ROCE_EVENT_TYPE_SRQ_CATAS_ERROR:
|
|
dev_warn(dev, "SRQ not support.\n");
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_CQ_ACCESS_ERROR:
|
|
case HNS_ROCE_EVENT_TYPE_CQ_OVERFLOW:
|
|
hns_roce_v2_cq_err_handle(hr_dev, aeqe, event_type);
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_DB_OVERFLOW:
|
|
dev_warn(dev, "DB overflow.\n");
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_MB:
|
|
hns_roce_cmd_event(hr_dev,
|
|
le16_to_cpu(aeqe->event.cmd.token),
|
|
aeqe->event.cmd.status,
|
|
le64_to_cpu(aeqe->event.cmd.out_param));
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_CEQ_OVERFLOW:
|
|
dev_warn(dev, "CEQ overflow.\n");
|
|
break;
|
|
case HNS_ROCE_EVENT_TYPE_FLR:
|
|
dev_warn(dev, "Function level reset.\n");
|
|
break;
|
|
default:
|
|
dev_err(dev, "Unhandled event %d on EQ %d at idx %u.\n",
|
|
event_type, eq->eqn, eq->cons_index);
|
|
break;
|
|
};
|
|
|
|
++eq->cons_index;
|
|
aeqe_found = 1;
|
|
|
|
if (eq->cons_index > (2 * eq->entries - 1)) {
|
|
dev_warn(dev, "cons_index overflow, set back to 0.\n");
|
|
eq->cons_index = 0;
|
|
}
|
|
}
|
|
|
|
set_eq_cons_index_v2(eq);
|
|
return aeqe_found;
|
|
}
|
|
|
|
static struct hns_roce_ceqe *get_ceqe_v2(struct hns_roce_eq *eq, u32 entry)
|
|
{
|
|
u32 buf_chk_sz;
|
|
unsigned long off;
|
|
|
|
buf_chk_sz = 1 << (eq->eqe_buf_pg_sz + PAGE_SHIFT);
|
|
off = (entry & (eq->entries - 1)) * HNS_ROCE_CEQ_ENTRY_SIZE;
|
|
|
|
return (struct hns_roce_ceqe *)((char *)(eq->buf_list->buf) +
|
|
off % buf_chk_sz);
|
|
}
|
|
|
|
static struct hns_roce_ceqe *mhop_get_ceqe(struct hns_roce_eq *eq, u32 entry)
|
|
{
|
|
u32 buf_chk_sz;
|
|
unsigned long off;
|
|
|
|
buf_chk_sz = 1 << (eq->eqe_buf_pg_sz + PAGE_SHIFT);
|
|
|
|
off = (entry & (eq->entries - 1)) * HNS_ROCE_CEQ_ENTRY_SIZE;
|
|
|
|
if (eq->hop_num == HNS_ROCE_HOP_NUM_0)
|
|
return (struct hns_roce_ceqe *)((u8 *)(eq->bt_l0) +
|
|
off % buf_chk_sz);
|
|
else
|
|
return (struct hns_roce_ceqe *)((u8 *)(eq->buf[off /
|
|
buf_chk_sz]) + off % buf_chk_sz);
|
|
}
|
|
|
|
static struct hns_roce_ceqe *next_ceqe_sw_v2(struct hns_roce_eq *eq)
|
|
{
|
|
struct hns_roce_ceqe *ceqe;
|
|
|
|
if (!eq->hop_num)
|
|
ceqe = get_ceqe_v2(eq, eq->cons_index);
|
|
else
|
|
ceqe = mhop_get_ceqe(eq, eq->cons_index);
|
|
|
|
return (!!(roce_get_bit(ceqe->comp, HNS_ROCE_V2_CEQ_CEQE_OWNER_S))) ^
|
|
(!!(eq->cons_index & eq->entries)) ? ceqe : NULL;
|
|
}
|
|
|
|
static int hns_roce_v2_ceq_int(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_eq *eq)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
struct hns_roce_ceqe *ceqe;
|
|
int ceqe_found = 0;
|
|
u32 cqn;
|
|
|
|
while ((ceqe = next_ceqe_sw_v2(eq))) {
|
|
|
|
/* Make sure we read CEQ entry after we have checked the
|
|
* ownership bit
|
|
*/
|
|
dma_rmb();
|
|
|
|
cqn = roce_get_field(ceqe->comp,
|
|
HNS_ROCE_V2_CEQE_COMP_CQN_M,
|
|
HNS_ROCE_V2_CEQE_COMP_CQN_S);
|
|
|
|
hns_roce_cq_completion(hr_dev, cqn);
|
|
|
|
++eq->cons_index;
|
|
ceqe_found = 1;
|
|
|
|
if (eq->cons_index > (2 * eq->entries - 1)) {
|
|
dev_warn(dev, "cons_index overflow, set back to 0.\n");
|
|
eq->cons_index = 0;
|
|
}
|
|
}
|
|
|
|
set_eq_cons_index_v2(eq);
|
|
|
|
return ceqe_found;
|
|
}
|
|
|
|
static irqreturn_t hns_roce_v2_msix_interrupt_eq(int irq, void *eq_ptr)
|
|
{
|
|
struct hns_roce_eq *eq = eq_ptr;
|
|
struct hns_roce_dev *hr_dev = eq->hr_dev;
|
|
int int_work = 0;
|
|
|
|
if (eq->type_flag == HNS_ROCE_CEQ)
|
|
/* Completion event interrupt */
|
|
int_work = hns_roce_v2_ceq_int(hr_dev, eq);
|
|
else
|
|
/* Asychronous event interrupt */
|
|
int_work = hns_roce_v2_aeq_int(hr_dev, eq);
|
|
|
|
return IRQ_RETVAL(int_work);
|
|
}
|
|
|
|
static irqreturn_t hns_roce_v2_msix_interrupt_abn(int irq, void *dev_id)
|
|
{
|
|
struct hns_roce_dev *hr_dev = dev_id;
|
|
struct device *dev = hr_dev->dev;
|
|
int int_work = 0;
|
|
u32 int_st;
|
|
u32 int_en;
|
|
|
|
/* Abnormal interrupt */
|
|
int_st = roce_read(hr_dev, ROCEE_VF_ABN_INT_ST_REG);
|
|
int_en = roce_read(hr_dev, ROCEE_VF_ABN_INT_EN_REG);
|
|
|
|
if (roce_get_bit(int_st, HNS_ROCE_V2_VF_INT_ST_AEQ_OVERFLOW_S)) {
|
|
dev_err(dev, "AEQ overflow!\n");
|
|
|
|
roce_set_bit(int_st, HNS_ROCE_V2_VF_INT_ST_AEQ_OVERFLOW_S, 1);
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_ST_REG, int_st);
|
|
|
|
roce_set_bit(int_en, HNS_ROCE_V2_VF_ABN_INT_EN_S, 1);
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_EN_REG, int_en);
|
|
|
|
int_work = 1;
|
|
} else if (roce_get_bit(int_st, HNS_ROCE_V2_VF_INT_ST_BUS_ERR_S)) {
|
|
dev_err(dev, "BUS ERR!\n");
|
|
|
|
roce_set_bit(int_st, HNS_ROCE_V2_VF_INT_ST_BUS_ERR_S, 1);
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_ST_REG, int_st);
|
|
|
|
roce_set_bit(int_en, HNS_ROCE_V2_VF_ABN_INT_EN_S, 1);
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_EN_REG, int_en);
|
|
|
|
int_work = 1;
|
|
} else if (roce_get_bit(int_st, HNS_ROCE_V2_VF_INT_ST_OTHER_ERR_S)) {
|
|
dev_err(dev, "OTHER ERR!\n");
|
|
|
|
roce_set_bit(int_st, HNS_ROCE_V2_VF_INT_ST_OTHER_ERR_S, 1);
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_ST_REG, int_st);
|
|
|
|
roce_set_bit(int_en, HNS_ROCE_V2_VF_ABN_INT_EN_S, 1);
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_EN_REG, int_en);
|
|
|
|
int_work = 1;
|
|
} else
|
|
dev_err(dev, "There is no abnormal irq found!\n");
|
|
|
|
return IRQ_RETVAL(int_work);
|
|
}
|
|
|
|
static void hns_roce_v2_int_mask_enable(struct hns_roce_dev *hr_dev,
|
|
int eq_num, int enable_flag)
|
|
{
|
|
int i;
|
|
|
|
if (enable_flag == EQ_ENABLE) {
|
|
for (i = 0; i < eq_num; i++)
|
|
roce_write(hr_dev, ROCEE_VF_EVENT_INT_EN_REG +
|
|
i * EQ_REG_OFFSET,
|
|
HNS_ROCE_V2_VF_EVENT_INT_EN_M);
|
|
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_EN_REG,
|
|
HNS_ROCE_V2_VF_ABN_INT_EN_M);
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_CFG_REG,
|
|
HNS_ROCE_V2_VF_ABN_INT_CFG_M);
|
|
} else {
|
|
for (i = 0; i < eq_num; i++)
|
|
roce_write(hr_dev, ROCEE_VF_EVENT_INT_EN_REG +
|
|
i * EQ_REG_OFFSET,
|
|
HNS_ROCE_V2_VF_EVENT_INT_EN_M & 0x0);
|
|
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_EN_REG,
|
|
HNS_ROCE_V2_VF_ABN_INT_EN_M & 0x0);
|
|
roce_write(hr_dev, ROCEE_VF_ABN_INT_CFG_REG,
|
|
HNS_ROCE_V2_VF_ABN_INT_CFG_M & 0x0);
|
|
}
|
|
}
|
|
|
|
static void hns_roce_v2_destroy_eqc(struct hns_roce_dev *hr_dev, int eqn)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
int ret;
|
|
|
|
if (eqn < hr_dev->caps.num_comp_vectors)
|
|
ret = hns_roce_cmd_mbox(hr_dev, 0, 0, eqn & HNS_ROCE_V2_EQN_M,
|
|
0, HNS_ROCE_CMD_DESTROY_CEQC,
|
|
HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
else
|
|
ret = hns_roce_cmd_mbox(hr_dev, 0, 0, eqn & HNS_ROCE_V2_EQN_M,
|
|
0, HNS_ROCE_CMD_DESTROY_AEQC,
|
|
HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
if (ret)
|
|
dev_err(dev, "[mailbox cmd] destroy eqc(%d) failed.\n", eqn);
|
|
}
|
|
|
|
static void hns_roce_mhop_free_eq(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_eq *eq)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
u64 idx;
|
|
u64 size;
|
|
u32 buf_chk_sz;
|
|
u32 bt_chk_sz;
|
|
u32 mhop_num;
|
|
int eqe_alloc;
|
|
int i = 0;
|
|
int j = 0;
|
|
|
|
mhop_num = hr_dev->caps.eqe_hop_num;
|
|
buf_chk_sz = 1 << (hr_dev->caps.eqe_buf_pg_sz + PAGE_SHIFT);
|
|
bt_chk_sz = 1 << (hr_dev->caps.eqe_ba_pg_sz + PAGE_SHIFT);
|
|
|
|
/* hop_num = 0 */
|
|
if (mhop_num == HNS_ROCE_HOP_NUM_0) {
|
|
dma_free_coherent(dev, (unsigned int)(eq->entries *
|
|
eq->eqe_size), eq->bt_l0, eq->l0_dma);
|
|
return;
|
|
}
|
|
|
|
/* hop_num = 1 or hop = 2 */
|
|
dma_free_coherent(dev, bt_chk_sz, eq->bt_l0, eq->l0_dma);
|
|
if (mhop_num == 1) {
|
|
for (i = 0; i < eq->l0_last_num; i++) {
|
|
if (i == eq->l0_last_num - 1) {
|
|
eqe_alloc = i * (buf_chk_sz / eq->eqe_size);
|
|
size = (eq->entries - eqe_alloc) * eq->eqe_size;
|
|
dma_free_coherent(dev, size, eq->buf[i],
|
|
eq->buf_dma[i]);
|
|
break;
|
|
}
|
|
dma_free_coherent(dev, buf_chk_sz, eq->buf[i],
|
|
eq->buf_dma[i]);
|
|
}
|
|
} else if (mhop_num == 2) {
|
|
for (i = 0; i < eq->l0_last_num; i++) {
|
|
dma_free_coherent(dev, bt_chk_sz, eq->bt_l1[i],
|
|
eq->l1_dma[i]);
|
|
|
|
for (j = 0; j < bt_chk_sz / 8; j++) {
|
|
idx = i * (bt_chk_sz / 8) + j;
|
|
if ((i == eq->l0_last_num - 1)
|
|
&& j == eq->l1_last_num - 1) {
|
|
eqe_alloc = (buf_chk_sz / eq->eqe_size)
|
|
* idx;
|
|
size = (eq->entries - eqe_alloc)
|
|
* eq->eqe_size;
|
|
dma_free_coherent(dev, size,
|
|
eq->buf[idx],
|
|
eq->buf_dma[idx]);
|
|
break;
|
|
}
|
|
dma_free_coherent(dev, buf_chk_sz, eq->buf[idx],
|
|
eq->buf_dma[idx]);
|
|
}
|
|
}
|
|
}
|
|
kfree(eq->buf_dma);
|
|
kfree(eq->buf);
|
|
kfree(eq->l1_dma);
|
|
kfree(eq->bt_l1);
|
|
eq->buf_dma = NULL;
|
|
eq->buf = NULL;
|
|
eq->l1_dma = NULL;
|
|
eq->bt_l1 = NULL;
|
|
}
|
|
|
|
static void hns_roce_v2_free_eq(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_eq *eq)
|
|
{
|
|
u32 buf_chk_sz;
|
|
|
|
buf_chk_sz = 1 << (eq->eqe_buf_pg_sz + PAGE_SHIFT);
|
|
|
|
if (hr_dev->caps.eqe_hop_num) {
|
|
hns_roce_mhop_free_eq(hr_dev, eq);
|
|
return;
|
|
}
|
|
|
|
if (eq->buf_list)
|
|
dma_free_coherent(hr_dev->dev, buf_chk_sz,
|
|
eq->buf_list->buf, eq->buf_list->map);
|
|
}
|
|
|
|
static void hns_roce_config_eqc(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_eq *eq,
|
|
void *mb_buf)
|
|
{
|
|
struct hns_roce_eq_context *eqc;
|
|
|
|
eqc = mb_buf;
|
|
memset(eqc, 0, sizeof(struct hns_roce_eq_context));
|
|
|
|
/* init eqc */
|
|
eq->doorbell = hr_dev->reg_base + ROCEE_VF_EQ_DB_CFG0_REG;
|
|
eq->hop_num = hr_dev->caps.eqe_hop_num;
|
|
eq->cons_index = 0;
|
|
eq->over_ignore = HNS_ROCE_V2_EQ_OVER_IGNORE_0;
|
|
eq->coalesce = HNS_ROCE_V2_EQ_COALESCE_0;
|
|
eq->arm_st = HNS_ROCE_V2_EQ_ALWAYS_ARMED;
|
|
eq->eqe_ba_pg_sz = hr_dev->caps.eqe_ba_pg_sz;
|
|
eq->eqe_buf_pg_sz = hr_dev->caps.eqe_buf_pg_sz;
|
|
eq->shift = ilog2((unsigned int)eq->entries);
|
|
|
|
if (!eq->hop_num)
|
|
eq->eqe_ba = eq->buf_list->map;
|
|
else
|
|
eq->eqe_ba = eq->l0_dma;
|
|
|
|
/* set eqc state */
|
|
roce_set_field(eqc->byte_4,
|
|
HNS_ROCE_EQC_EQ_ST_M,
|
|
HNS_ROCE_EQC_EQ_ST_S,
|
|
HNS_ROCE_V2_EQ_STATE_VALID);
|
|
|
|
/* set eqe hop num */
|
|
roce_set_field(eqc->byte_4,
|
|
HNS_ROCE_EQC_HOP_NUM_M,
|
|
HNS_ROCE_EQC_HOP_NUM_S, eq->hop_num);
|
|
|
|
/* set eqc over_ignore */
|
|
roce_set_field(eqc->byte_4,
|
|
HNS_ROCE_EQC_OVER_IGNORE_M,
|
|
HNS_ROCE_EQC_OVER_IGNORE_S, eq->over_ignore);
|
|
|
|
/* set eqc coalesce */
|
|
roce_set_field(eqc->byte_4,
|
|
HNS_ROCE_EQC_COALESCE_M,
|
|
HNS_ROCE_EQC_COALESCE_S, eq->coalesce);
|
|
|
|
/* set eqc arm_state */
|
|
roce_set_field(eqc->byte_4,
|
|
HNS_ROCE_EQC_ARM_ST_M,
|
|
HNS_ROCE_EQC_ARM_ST_S, eq->arm_st);
|
|
|
|
/* set eqn */
|
|
roce_set_field(eqc->byte_4,
|
|
HNS_ROCE_EQC_EQN_M,
|
|
HNS_ROCE_EQC_EQN_S, eq->eqn);
|
|
|
|
/* set eqe_cnt */
|
|
roce_set_field(eqc->byte_4,
|
|
HNS_ROCE_EQC_EQE_CNT_M,
|
|
HNS_ROCE_EQC_EQE_CNT_S,
|
|
HNS_ROCE_EQ_INIT_EQE_CNT);
|
|
|
|
/* set eqe_ba_pg_sz */
|
|
roce_set_field(eqc->byte_8,
|
|
HNS_ROCE_EQC_BA_PG_SZ_M,
|
|
HNS_ROCE_EQC_BA_PG_SZ_S,
|
|
eq->eqe_ba_pg_sz + PG_SHIFT_OFFSET);
|
|
|
|
/* set eqe_buf_pg_sz */
|
|
roce_set_field(eqc->byte_8,
|
|
HNS_ROCE_EQC_BUF_PG_SZ_M,
|
|
HNS_ROCE_EQC_BUF_PG_SZ_S,
|
|
eq->eqe_buf_pg_sz + PG_SHIFT_OFFSET);
|
|
|
|
/* set eq_producer_idx */
|
|
roce_set_field(eqc->byte_8,
|
|
HNS_ROCE_EQC_PROD_INDX_M,
|
|
HNS_ROCE_EQC_PROD_INDX_S,
|
|
HNS_ROCE_EQ_INIT_PROD_IDX);
|
|
|
|
/* set eq_max_cnt */
|
|
roce_set_field(eqc->byte_12,
|
|
HNS_ROCE_EQC_MAX_CNT_M,
|
|
HNS_ROCE_EQC_MAX_CNT_S, eq->eq_max_cnt);
|
|
|
|
/* set eq_period */
|
|
roce_set_field(eqc->byte_12,
|
|
HNS_ROCE_EQC_PERIOD_M,
|
|
HNS_ROCE_EQC_PERIOD_S, eq->eq_period);
|
|
|
|
/* set eqe_report_timer */
|
|
roce_set_field(eqc->eqe_report_timer,
|
|
HNS_ROCE_EQC_REPORT_TIMER_M,
|
|
HNS_ROCE_EQC_REPORT_TIMER_S,
|
|
HNS_ROCE_EQ_INIT_REPORT_TIMER);
|
|
|
|
/* set eqe_ba [34:3] */
|
|
roce_set_field(eqc->eqe_ba0,
|
|
HNS_ROCE_EQC_EQE_BA_L_M,
|
|
HNS_ROCE_EQC_EQE_BA_L_S, eq->eqe_ba >> 3);
|
|
|
|
/* set eqe_ba [64:35] */
|
|
roce_set_field(eqc->eqe_ba1,
|
|
HNS_ROCE_EQC_EQE_BA_H_M,
|
|
HNS_ROCE_EQC_EQE_BA_H_S, eq->eqe_ba >> 35);
|
|
|
|
/* set eq shift */
|
|
roce_set_field(eqc->byte_28,
|
|
HNS_ROCE_EQC_SHIFT_M,
|
|
HNS_ROCE_EQC_SHIFT_S, eq->shift);
|
|
|
|
/* set eq MSI_IDX */
|
|
roce_set_field(eqc->byte_28,
|
|
HNS_ROCE_EQC_MSI_INDX_M,
|
|
HNS_ROCE_EQC_MSI_INDX_S,
|
|
HNS_ROCE_EQ_INIT_MSI_IDX);
|
|
|
|
/* set cur_eqe_ba [27:12] */
|
|
roce_set_field(eqc->byte_28,
|
|
HNS_ROCE_EQC_CUR_EQE_BA_L_M,
|
|
HNS_ROCE_EQC_CUR_EQE_BA_L_S, eq->cur_eqe_ba >> 12);
|
|
|
|
/* set cur_eqe_ba [59:28] */
|
|
roce_set_field(eqc->byte_32,
|
|
HNS_ROCE_EQC_CUR_EQE_BA_M_M,
|
|
HNS_ROCE_EQC_CUR_EQE_BA_M_S, eq->cur_eqe_ba >> 28);
|
|
|
|
/* set cur_eqe_ba [63:60] */
|
|
roce_set_field(eqc->byte_36,
|
|
HNS_ROCE_EQC_CUR_EQE_BA_H_M,
|
|
HNS_ROCE_EQC_CUR_EQE_BA_H_S, eq->cur_eqe_ba >> 60);
|
|
|
|
/* set eq consumer idx */
|
|
roce_set_field(eqc->byte_36,
|
|
HNS_ROCE_EQC_CONS_INDX_M,
|
|
HNS_ROCE_EQC_CONS_INDX_S,
|
|
HNS_ROCE_EQ_INIT_CONS_IDX);
|
|
|
|
/* set nex_eqe_ba[43:12] */
|
|
roce_set_field(eqc->nxt_eqe_ba0,
|
|
HNS_ROCE_EQC_NXT_EQE_BA_L_M,
|
|
HNS_ROCE_EQC_NXT_EQE_BA_L_S, eq->nxt_eqe_ba >> 12);
|
|
|
|
/* set nex_eqe_ba[63:44] */
|
|
roce_set_field(eqc->nxt_eqe_ba1,
|
|
HNS_ROCE_EQC_NXT_EQE_BA_H_M,
|
|
HNS_ROCE_EQC_NXT_EQE_BA_H_S, eq->nxt_eqe_ba >> 44);
|
|
}
|
|
|
|
static int hns_roce_mhop_alloc_eq(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_eq *eq)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
int eq_alloc_done = 0;
|
|
int eq_buf_cnt = 0;
|
|
int eqe_alloc;
|
|
u32 buf_chk_sz;
|
|
u32 bt_chk_sz;
|
|
u32 mhop_num;
|
|
u64 size;
|
|
u64 idx;
|
|
int ba_num;
|
|
int bt_num;
|
|
int record_i;
|
|
int record_j;
|
|
int i = 0;
|
|
int j = 0;
|
|
|
|
mhop_num = hr_dev->caps.eqe_hop_num;
|
|
buf_chk_sz = 1 << (hr_dev->caps.eqe_buf_pg_sz + PAGE_SHIFT);
|
|
bt_chk_sz = 1 << (hr_dev->caps.eqe_ba_pg_sz + PAGE_SHIFT);
|
|
|
|
ba_num = (PAGE_ALIGN(eq->entries * eq->eqe_size) + buf_chk_sz - 1)
|
|
/ buf_chk_sz;
|
|
bt_num = (ba_num + bt_chk_sz / 8 - 1) / (bt_chk_sz / 8);
|
|
|
|
/* hop_num = 0 */
|
|
if (mhop_num == HNS_ROCE_HOP_NUM_0) {
|
|
if (eq->entries > buf_chk_sz / eq->eqe_size) {
|
|
dev_err(dev, "eq entries %d is larger than buf_pg_sz!",
|
|
eq->entries);
|
|
return -EINVAL;
|
|
}
|
|
eq->bt_l0 = dma_alloc_coherent(dev, eq->entries * eq->eqe_size,
|
|
&(eq->l0_dma), GFP_KERNEL);
|
|
if (!eq->bt_l0)
|
|
return -ENOMEM;
|
|
|
|
eq->cur_eqe_ba = eq->l0_dma;
|
|
eq->nxt_eqe_ba = 0;
|
|
|
|
memset(eq->bt_l0, 0, eq->entries * eq->eqe_size);
|
|
|
|
return 0;
|
|
}
|
|
|
|
eq->buf_dma = kcalloc(ba_num, sizeof(*eq->buf_dma), GFP_KERNEL);
|
|
if (!eq->buf_dma)
|
|
return -ENOMEM;
|
|
eq->buf = kcalloc(ba_num, sizeof(*eq->buf), GFP_KERNEL);
|
|
if (!eq->buf)
|
|
goto err_kcalloc_buf;
|
|
|
|
if (mhop_num == 2) {
|
|
eq->l1_dma = kcalloc(bt_num, sizeof(*eq->l1_dma), GFP_KERNEL);
|
|
if (!eq->l1_dma)
|
|
goto err_kcalloc_l1_dma;
|
|
|
|
eq->bt_l1 = kcalloc(bt_num, sizeof(*eq->bt_l1), GFP_KERNEL);
|
|
if (!eq->bt_l1)
|
|
goto err_kcalloc_bt_l1;
|
|
}
|
|
|
|
/* alloc L0 BT */
|
|
eq->bt_l0 = dma_alloc_coherent(dev, bt_chk_sz, &eq->l0_dma, GFP_KERNEL);
|
|
if (!eq->bt_l0)
|
|
goto err_dma_alloc_l0;
|
|
|
|
if (mhop_num == 1) {
|
|
if (ba_num > (bt_chk_sz / 8))
|
|
dev_err(dev, "ba_num %d is too large for 1 hop\n",
|
|
ba_num);
|
|
|
|
/* alloc buf */
|
|
for (i = 0; i < bt_chk_sz / 8; i++) {
|
|
if (eq_buf_cnt + 1 < ba_num) {
|
|
size = buf_chk_sz;
|
|
} else {
|
|
eqe_alloc = i * (buf_chk_sz / eq->eqe_size);
|
|
size = (eq->entries - eqe_alloc) * eq->eqe_size;
|
|
}
|
|
eq->buf[i] = dma_alloc_coherent(dev, size,
|
|
&(eq->buf_dma[i]),
|
|
GFP_KERNEL);
|
|
if (!eq->buf[i])
|
|
goto err_dma_alloc_buf;
|
|
|
|
memset(eq->buf[i], 0, size);
|
|
*(eq->bt_l0 + i) = eq->buf_dma[i];
|
|
|
|
eq_buf_cnt++;
|
|
if (eq_buf_cnt >= ba_num)
|
|
break;
|
|
}
|
|
eq->cur_eqe_ba = eq->buf_dma[0];
|
|
eq->nxt_eqe_ba = eq->buf_dma[1];
|
|
|
|
} else if (mhop_num == 2) {
|
|
/* alloc L1 BT and buf */
|
|
for (i = 0; i < bt_chk_sz / 8; i++) {
|
|
eq->bt_l1[i] = dma_alloc_coherent(dev, bt_chk_sz,
|
|
&(eq->l1_dma[i]),
|
|
GFP_KERNEL);
|
|
if (!eq->bt_l1[i])
|
|
goto err_dma_alloc_l1;
|
|
*(eq->bt_l0 + i) = eq->l1_dma[i];
|
|
|
|
for (j = 0; j < bt_chk_sz / 8; j++) {
|
|
idx = i * bt_chk_sz / 8 + j;
|
|
if (eq_buf_cnt + 1 < ba_num) {
|
|
size = buf_chk_sz;
|
|
} else {
|
|
eqe_alloc = (buf_chk_sz / eq->eqe_size)
|
|
* idx;
|
|
size = (eq->entries - eqe_alloc)
|
|
* eq->eqe_size;
|
|
}
|
|
eq->buf[idx] = dma_alloc_coherent(dev, size,
|
|
&(eq->buf_dma[idx]),
|
|
GFP_KERNEL);
|
|
if (!eq->buf[idx])
|
|
goto err_dma_alloc_buf;
|
|
|
|
memset(eq->buf[idx], 0, size);
|
|
*(eq->bt_l1[i] + j) = eq->buf_dma[idx];
|
|
|
|
eq_buf_cnt++;
|
|
if (eq_buf_cnt >= ba_num) {
|
|
eq_alloc_done = 1;
|
|
break;
|
|
}
|
|
}
|
|
|
|
if (eq_alloc_done)
|
|
break;
|
|
}
|
|
eq->cur_eqe_ba = eq->buf_dma[0];
|
|
eq->nxt_eqe_ba = eq->buf_dma[1];
|
|
}
|
|
|
|
eq->l0_last_num = i + 1;
|
|
if (mhop_num == 2)
|
|
eq->l1_last_num = j + 1;
|
|
|
|
return 0;
|
|
|
|
err_dma_alloc_l1:
|
|
dma_free_coherent(dev, bt_chk_sz, eq->bt_l0, eq->l0_dma);
|
|
eq->bt_l0 = NULL;
|
|
eq->l0_dma = 0;
|
|
for (i -= 1; i >= 0; i--) {
|
|
dma_free_coherent(dev, bt_chk_sz, eq->bt_l1[i],
|
|
eq->l1_dma[i]);
|
|
|
|
for (j = 0; j < bt_chk_sz / 8; j++) {
|
|
idx = i * bt_chk_sz / 8 + j;
|
|
dma_free_coherent(dev, buf_chk_sz, eq->buf[idx],
|
|
eq->buf_dma[idx]);
|
|
}
|
|
}
|
|
goto err_dma_alloc_l0;
|
|
|
|
err_dma_alloc_buf:
|
|
dma_free_coherent(dev, bt_chk_sz, eq->bt_l0, eq->l0_dma);
|
|
eq->bt_l0 = NULL;
|
|
eq->l0_dma = 0;
|
|
|
|
if (mhop_num == 1)
|
|
for (i -= 1; i >= 0; i--)
|
|
dma_free_coherent(dev, buf_chk_sz, eq->buf[i],
|
|
eq->buf_dma[i]);
|
|
else if (mhop_num == 2) {
|
|
record_i = i;
|
|
record_j = j;
|
|
for (; i >= 0; i--) {
|
|
dma_free_coherent(dev, bt_chk_sz, eq->bt_l1[i],
|
|
eq->l1_dma[i]);
|
|
|
|
for (j = 0; j < bt_chk_sz / 8; j++) {
|
|
if (i == record_i && j >= record_j)
|
|
break;
|
|
|
|
idx = i * bt_chk_sz / 8 + j;
|
|
dma_free_coherent(dev, buf_chk_sz,
|
|
eq->buf[idx],
|
|
eq->buf_dma[idx]);
|
|
}
|
|
}
|
|
}
|
|
|
|
err_dma_alloc_l0:
|
|
kfree(eq->bt_l1);
|
|
eq->bt_l1 = NULL;
|
|
|
|
err_kcalloc_bt_l1:
|
|
kfree(eq->l1_dma);
|
|
eq->l1_dma = NULL;
|
|
|
|
err_kcalloc_l1_dma:
|
|
kfree(eq->buf);
|
|
eq->buf = NULL;
|
|
|
|
err_kcalloc_buf:
|
|
kfree(eq->buf_dma);
|
|
eq->buf_dma = NULL;
|
|
|
|
return -ENOMEM;
|
|
}
|
|
|
|
static int hns_roce_v2_create_eq(struct hns_roce_dev *hr_dev,
|
|
struct hns_roce_eq *eq,
|
|
unsigned int eq_cmd)
|
|
{
|
|
struct device *dev = hr_dev->dev;
|
|
struct hns_roce_cmd_mailbox *mailbox;
|
|
u32 buf_chk_sz = 0;
|
|
int ret;
|
|
|
|
/* Allocate mailbox memory */
|
|
mailbox = hns_roce_alloc_cmd_mailbox(hr_dev);
|
|
if (IS_ERR(mailbox))
|
|
return PTR_ERR(mailbox);
|
|
|
|
if (!hr_dev->caps.eqe_hop_num) {
|
|
buf_chk_sz = 1 << (hr_dev->caps.eqe_buf_pg_sz + PAGE_SHIFT);
|
|
|
|
eq->buf_list = kzalloc(sizeof(struct hns_roce_buf_list),
|
|
GFP_KERNEL);
|
|
if (!eq->buf_list) {
|
|
ret = -ENOMEM;
|
|
goto free_cmd_mbox;
|
|
}
|
|
|
|
eq->buf_list->buf = dma_alloc_coherent(dev, buf_chk_sz,
|
|
&(eq->buf_list->map),
|
|
GFP_KERNEL);
|
|
if (!eq->buf_list->buf) {
|
|
ret = -ENOMEM;
|
|
goto err_alloc_buf;
|
|
}
|
|
|
|
memset(eq->buf_list->buf, 0, buf_chk_sz);
|
|
} else {
|
|
ret = hns_roce_mhop_alloc_eq(hr_dev, eq);
|
|
if (ret) {
|
|
ret = -ENOMEM;
|
|
goto free_cmd_mbox;
|
|
}
|
|
}
|
|
|
|
hns_roce_config_eqc(hr_dev, eq, mailbox->buf);
|
|
|
|
ret = hns_roce_cmd_mbox(hr_dev, mailbox->dma, 0, eq->eqn, 0,
|
|
eq_cmd, HNS_ROCE_CMD_TIMEOUT_MSECS);
|
|
if (ret) {
|
|
dev_err(dev, "[mailbox cmd] create eqc failed.\n");
|
|
goto err_cmd_mbox;
|
|
}
|
|
|
|
hns_roce_free_cmd_mailbox(hr_dev, mailbox);
|
|
|
|
return 0;
|
|
|
|
err_cmd_mbox:
|
|
if (!hr_dev->caps.eqe_hop_num)
|
|
dma_free_coherent(dev, buf_chk_sz, eq->buf_list->buf,
|
|
eq->buf_list->map);
|
|
else {
|
|
hns_roce_mhop_free_eq(hr_dev, eq);
|
|
goto free_cmd_mbox;
|
|
}
|
|
|
|
err_alloc_buf:
|
|
kfree(eq->buf_list);
|
|
|
|
free_cmd_mbox:
|
|
hns_roce_free_cmd_mailbox(hr_dev, mailbox);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_v2_init_eq_table(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_eq_table *eq_table = &hr_dev->eq_table;
|
|
struct device *dev = hr_dev->dev;
|
|
struct hns_roce_eq *eq;
|
|
unsigned int eq_cmd;
|
|
int irq_num;
|
|
int eq_num;
|
|
int other_num;
|
|
int comp_num;
|
|
int aeq_num;
|
|
int i, j, k;
|
|
int ret;
|
|
|
|
other_num = hr_dev->caps.num_other_vectors;
|
|
comp_num = hr_dev->caps.num_comp_vectors;
|
|
aeq_num = hr_dev->caps.num_aeq_vectors;
|
|
|
|
eq_num = comp_num + aeq_num;
|
|
irq_num = eq_num + other_num;
|
|
|
|
eq_table->eq = kcalloc(eq_num, sizeof(*eq_table->eq), GFP_KERNEL);
|
|
if (!eq_table->eq)
|
|
return -ENOMEM;
|
|
|
|
for (i = 0; i < irq_num; i++) {
|
|
hr_dev->irq_names[i] = kzalloc(HNS_ROCE_INT_NAME_LEN,
|
|
GFP_KERNEL);
|
|
if (!hr_dev->irq_names[i]) {
|
|
ret = -ENOMEM;
|
|
goto err_failed_kzalloc;
|
|
}
|
|
}
|
|
|
|
/* create eq */
|
|
for (j = 0; j < eq_num; j++) {
|
|
eq = &eq_table->eq[j];
|
|
eq->hr_dev = hr_dev;
|
|
eq->eqn = j;
|
|
if (j < comp_num) {
|
|
/* CEQ */
|
|
eq_cmd = HNS_ROCE_CMD_CREATE_CEQC;
|
|
eq->type_flag = HNS_ROCE_CEQ;
|
|
eq->entries = hr_dev->caps.ceqe_depth;
|
|
eq->eqe_size = HNS_ROCE_CEQ_ENTRY_SIZE;
|
|
eq->irq = hr_dev->irq[j + other_num + aeq_num];
|
|
eq->eq_max_cnt = HNS_ROCE_CEQ_DEFAULT_BURST_NUM;
|
|
eq->eq_period = HNS_ROCE_CEQ_DEFAULT_INTERVAL;
|
|
} else {
|
|
/* AEQ */
|
|
eq_cmd = HNS_ROCE_CMD_CREATE_AEQC;
|
|
eq->type_flag = HNS_ROCE_AEQ;
|
|
eq->entries = hr_dev->caps.aeqe_depth;
|
|
eq->eqe_size = HNS_ROCE_AEQ_ENTRY_SIZE;
|
|
eq->irq = hr_dev->irq[j - comp_num + other_num];
|
|
eq->eq_max_cnt = HNS_ROCE_AEQ_DEFAULT_BURST_NUM;
|
|
eq->eq_period = HNS_ROCE_AEQ_DEFAULT_INTERVAL;
|
|
}
|
|
|
|
ret = hns_roce_v2_create_eq(hr_dev, eq, eq_cmd);
|
|
if (ret) {
|
|
dev_err(dev, "eq create failed.\n");
|
|
goto err_create_eq_fail;
|
|
}
|
|
}
|
|
|
|
/* enable irq */
|
|
hns_roce_v2_int_mask_enable(hr_dev, eq_num, EQ_ENABLE);
|
|
|
|
/* irq contains: abnormal + AEQ + CEQ*/
|
|
for (k = 0; k < irq_num; k++)
|
|
if (k < other_num)
|
|
snprintf((char *)hr_dev->irq_names[k],
|
|
HNS_ROCE_INT_NAME_LEN, "hns-abn-%d", k);
|
|
else if (k < (other_num + aeq_num))
|
|
snprintf((char *)hr_dev->irq_names[k],
|
|
HNS_ROCE_INT_NAME_LEN, "hns-aeq-%d",
|
|
k - other_num);
|
|
else
|
|
snprintf((char *)hr_dev->irq_names[k],
|
|
HNS_ROCE_INT_NAME_LEN, "hns-ceq-%d",
|
|
k - other_num - aeq_num);
|
|
|
|
for (k = 0; k < irq_num; k++) {
|
|
if (k < other_num)
|
|
ret = request_irq(hr_dev->irq[k],
|
|
hns_roce_v2_msix_interrupt_abn,
|
|
0, hr_dev->irq_names[k], hr_dev);
|
|
|
|
else if (k < (other_num + comp_num))
|
|
ret = request_irq(eq_table->eq[k - other_num].irq,
|
|
hns_roce_v2_msix_interrupt_eq,
|
|
0, hr_dev->irq_names[k + aeq_num],
|
|
&eq_table->eq[k - other_num]);
|
|
else
|
|
ret = request_irq(eq_table->eq[k - other_num].irq,
|
|
hns_roce_v2_msix_interrupt_eq,
|
|
0, hr_dev->irq_names[k - comp_num],
|
|
&eq_table->eq[k - other_num]);
|
|
if (ret) {
|
|
dev_err(dev, "Request irq error!\n");
|
|
goto err_request_irq_fail;
|
|
}
|
|
}
|
|
|
|
return 0;
|
|
|
|
err_request_irq_fail:
|
|
for (k -= 1; k >= 0; k--)
|
|
if (k < other_num)
|
|
free_irq(hr_dev->irq[k], hr_dev);
|
|
else
|
|
free_irq(eq_table->eq[k - other_num].irq,
|
|
&eq_table->eq[k - other_num]);
|
|
|
|
err_create_eq_fail:
|
|
for (j -= 1; j >= 0; j--)
|
|
hns_roce_v2_free_eq(hr_dev, &eq_table->eq[j]);
|
|
|
|
err_failed_kzalloc:
|
|
for (i -= 1; i >= 0; i--)
|
|
kfree(hr_dev->irq_names[i]);
|
|
kfree(eq_table->eq);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void hns_roce_v2_cleanup_eq_table(struct hns_roce_dev *hr_dev)
|
|
{
|
|
struct hns_roce_eq_table *eq_table = &hr_dev->eq_table;
|
|
int irq_num;
|
|
int eq_num;
|
|
int i;
|
|
|
|
eq_num = hr_dev->caps.num_comp_vectors + hr_dev->caps.num_aeq_vectors;
|
|
irq_num = eq_num + hr_dev->caps.num_other_vectors;
|
|
|
|
/* Disable irq */
|
|
hns_roce_v2_int_mask_enable(hr_dev, eq_num, EQ_DISABLE);
|
|
|
|
for (i = 0; i < hr_dev->caps.num_other_vectors; i++)
|
|
free_irq(hr_dev->irq[i], hr_dev);
|
|
|
|
for (i = 0; i < eq_num; i++) {
|
|
hns_roce_v2_destroy_eqc(hr_dev, i);
|
|
|
|
free_irq(eq_table->eq[i].irq, &eq_table->eq[i]);
|
|
|
|
hns_roce_v2_free_eq(hr_dev, &eq_table->eq[i]);
|
|
}
|
|
|
|
for (i = 0; i < irq_num; i++)
|
|
kfree(hr_dev->irq_names[i]);
|
|
|
|
kfree(eq_table->eq);
|
|
}
|
|
|
|
static const struct hns_roce_hw hns_roce_hw_v2 = {
|
|
.cmq_init = hns_roce_v2_cmq_init,
|
|
.cmq_exit = hns_roce_v2_cmq_exit,
|
|
.hw_profile = hns_roce_v2_profile,
|
|
.hw_init = hns_roce_v2_init,
|
|
.hw_exit = hns_roce_v2_exit,
|
|
.post_mbox = hns_roce_v2_post_mbox,
|
|
.chk_mbox = hns_roce_v2_chk_mbox,
|
|
.set_gid = hns_roce_v2_set_gid,
|
|
.set_mac = hns_roce_v2_set_mac,
|
|
.write_mtpt = hns_roce_v2_write_mtpt,
|
|
.rereg_write_mtpt = hns_roce_v2_rereg_write_mtpt,
|
|
.write_cqc = hns_roce_v2_write_cqc,
|
|
.set_hem = hns_roce_v2_set_hem,
|
|
.clear_hem = hns_roce_v2_clear_hem,
|
|
.modify_qp = hns_roce_v2_modify_qp,
|
|
.query_qp = hns_roce_v2_query_qp,
|
|
.destroy_qp = hns_roce_v2_destroy_qp,
|
|
.modify_cq = hns_roce_v2_modify_cq,
|
|
.post_send = hns_roce_v2_post_send,
|
|
.post_recv = hns_roce_v2_post_recv,
|
|
.req_notify_cq = hns_roce_v2_req_notify_cq,
|
|
.poll_cq = hns_roce_v2_poll_cq,
|
|
.init_eq = hns_roce_v2_init_eq_table,
|
|
.cleanup_eq = hns_roce_v2_cleanup_eq_table,
|
|
};
|
|
|
|
static const struct pci_device_id hns_roce_hw_v2_pci_tbl[] = {
|
|
{PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_25GE_RDMA), 0},
|
|
{PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_25GE_RDMA_MACSEC), 0},
|
|
{PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_50GE_RDMA), 0},
|
|
{PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_50GE_RDMA_MACSEC), 0},
|
|
{PCI_VDEVICE(HUAWEI, HNAE3_DEV_ID_100G_RDMA_MACSEC), 0},
|
|
/* required last entry */
|
|
{0, }
|
|
};
|
|
|
|
MODULE_DEVICE_TABLE(pci, hns_roce_hw_v2_pci_tbl);
|
|
|
|
static int hns_roce_hw_v2_get_cfg(struct hns_roce_dev *hr_dev,
|
|
struct hnae3_handle *handle)
|
|
{
|
|
const struct pci_device_id *id;
|
|
int i;
|
|
|
|
id = pci_match_id(hns_roce_hw_v2_pci_tbl, hr_dev->pci_dev);
|
|
if (!id) {
|
|
dev_err(hr_dev->dev, "device is not compatible!\n");
|
|
return -ENXIO;
|
|
}
|
|
|
|
hr_dev->hw = &hns_roce_hw_v2;
|
|
hr_dev->sdb_offset = ROCEE_DB_SQ_L_0_REG;
|
|
hr_dev->odb_offset = hr_dev->sdb_offset;
|
|
|
|
/* Get info from NIC driver. */
|
|
hr_dev->reg_base = handle->rinfo.roce_io_base;
|
|
hr_dev->caps.num_ports = 1;
|
|
hr_dev->iboe.netdevs[0] = handle->rinfo.netdev;
|
|
hr_dev->iboe.phy_port[0] = 0;
|
|
|
|
addrconf_addr_eui48((u8 *)&hr_dev->ib_dev.node_guid,
|
|
hr_dev->iboe.netdevs[0]->dev_addr);
|
|
|
|
for (i = 0; i < HNS_ROCE_V2_MAX_IRQ_NUM; i++)
|
|
hr_dev->irq[i] = pci_irq_vector(handle->pdev,
|
|
i + handle->rinfo.base_vector);
|
|
|
|
/* cmd issue mode: 0 is poll, 1 is event */
|
|
hr_dev->cmd_mod = 1;
|
|
hr_dev->loop_idc = 0;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_hw_v2_init_instance(struct hnae3_handle *handle)
|
|
{
|
|
struct hns_roce_dev *hr_dev;
|
|
int ret;
|
|
|
|
hr_dev = (struct hns_roce_dev *)ib_alloc_device(sizeof(*hr_dev));
|
|
if (!hr_dev)
|
|
return -ENOMEM;
|
|
|
|
hr_dev->priv = kzalloc(sizeof(struct hns_roce_v2_priv), GFP_KERNEL);
|
|
if (!hr_dev->priv) {
|
|
ret = -ENOMEM;
|
|
goto error_failed_kzalloc;
|
|
}
|
|
|
|
hr_dev->pci_dev = handle->pdev;
|
|
hr_dev->dev = &handle->pdev->dev;
|
|
handle->priv = hr_dev;
|
|
|
|
ret = hns_roce_hw_v2_get_cfg(hr_dev, handle);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "Get Configuration failed!\n");
|
|
goto error_failed_get_cfg;
|
|
}
|
|
|
|
ret = hns_roce_init(hr_dev);
|
|
if (ret) {
|
|
dev_err(hr_dev->dev, "RoCE Engine init failed!\n");
|
|
goto error_failed_get_cfg;
|
|
}
|
|
|
|
return 0;
|
|
|
|
error_failed_get_cfg:
|
|
kfree(hr_dev->priv);
|
|
|
|
error_failed_kzalloc:
|
|
ib_dealloc_device(&hr_dev->ib_dev);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void hns_roce_hw_v2_uninit_instance(struct hnae3_handle *handle,
|
|
bool reset)
|
|
{
|
|
struct hns_roce_dev *hr_dev = (struct hns_roce_dev *)handle->priv;
|
|
|
|
if (!hr_dev)
|
|
return;
|
|
|
|
hns_roce_exit(hr_dev);
|
|
kfree(hr_dev->priv);
|
|
ib_dealloc_device(&hr_dev->ib_dev);
|
|
}
|
|
|
|
static int hns_roce_hw_v2_reset_notify_down(struct hnae3_handle *handle)
|
|
{
|
|
struct hns_roce_dev *hr_dev = (struct hns_roce_dev *)handle->priv;
|
|
struct ib_event event;
|
|
|
|
if (!hr_dev) {
|
|
dev_err(&handle->pdev->dev,
|
|
"Input parameter handle->priv is NULL!\n");
|
|
return -EINVAL;
|
|
}
|
|
|
|
hr_dev->active = false;
|
|
hr_dev->is_reset = true;
|
|
|
|
event.event = IB_EVENT_DEVICE_FATAL;
|
|
event.device = &hr_dev->ib_dev;
|
|
event.element.port_num = 1;
|
|
ib_dispatch_event(&event);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_hw_v2_reset_notify_init(struct hnae3_handle *handle)
|
|
{
|
|
int ret;
|
|
|
|
ret = hns_roce_hw_v2_init_instance(handle);
|
|
if (ret) {
|
|
/* when reset notify type is HNAE3_INIT_CLIENT In reset notify
|
|
* callback function, RoCE Engine reinitialize. If RoCE reinit
|
|
* failed, we should inform NIC driver.
|
|
*/
|
|
handle->priv = NULL;
|
|
dev_err(&handle->pdev->dev,
|
|
"In reset process RoCE reinit failed %d.\n", ret);
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int hns_roce_hw_v2_reset_notify_uninit(struct hnae3_handle *handle)
|
|
{
|
|
msleep(100);
|
|
hns_roce_hw_v2_uninit_instance(handle, false);
|
|
return 0;
|
|
}
|
|
|
|
static int hns_roce_hw_v2_reset_notify(struct hnae3_handle *handle,
|
|
enum hnae3_reset_notify_type type)
|
|
{
|
|
int ret = 0;
|
|
|
|
switch (type) {
|
|
case HNAE3_DOWN_CLIENT:
|
|
ret = hns_roce_hw_v2_reset_notify_down(handle);
|
|
break;
|
|
case HNAE3_INIT_CLIENT:
|
|
ret = hns_roce_hw_v2_reset_notify_init(handle);
|
|
break;
|
|
case HNAE3_UNINIT_CLIENT:
|
|
ret = hns_roce_hw_v2_reset_notify_uninit(handle);
|
|
break;
|
|
default:
|
|
break;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static const struct hnae3_client_ops hns_roce_hw_v2_ops = {
|
|
.init_instance = hns_roce_hw_v2_init_instance,
|
|
.uninit_instance = hns_roce_hw_v2_uninit_instance,
|
|
.reset_notify = hns_roce_hw_v2_reset_notify,
|
|
};
|
|
|
|
static struct hnae3_client hns_roce_hw_v2_client = {
|
|
.name = "hns_roce_hw_v2",
|
|
.type = HNAE3_CLIENT_ROCE,
|
|
.ops = &hns_roce_hw_v2_ops,
|
|
};
|
|
|
|
static int __init hns_roce_hw_v2_init(void)
|
|
{
|
|
return hnae3_register_client(&hns_roce_hw_v2_client);
|
|
}
|
|
|
|
static void __exit hns_roce_hw_v2_exit(void)
|
|
{
|
|
hnae3_unregister_client(&hns_roce_hw_v2_client);
|
|
}
|
|
|
|
module_init(hns_roce_hw_v2_init);
|
|
module_exit(hns_roce_hw_v2_exit);
|
|
|
|
MODULE_LICENSE("Dual BSD/GPL");
|
|
MODULE_AUTHOR("Wei Hu <xavier.huwei@huawei.com>");
|
|
MODULE_AUTHOR("Lijun Ou <oulijun@huawei.com>");
|
|
MODULE_AUTHOR("Shaobo Xu <xushaobo2@huawei.com>");
|
|
MODULE_DESCRIPTION("Hisilicon Hip08 Family RoCE Driver");
|