25 lines
477 B
Plaintext
25 lines
477 B
Plaintext
* Renesas H8/300 divider clock
|
|
|
|
Required Properties:
|
|
|
|
- compatible: Must be "renesas,h8300-div-clock"
|
|
|
|
- clocks: Reference to the parent clocks ("extal1" and "extal2")
|
|
|
|
- #clock-cells: Must be 1
|
|
|
|
- reg: Base address and length of the divide rate selector
|
|
|
|
- renesas,width: bit width of selector
|
|
|
|
Example
|
|
-------
|
|
|
|
cclk: cclk {
|
|
compatible = "renesas,h8300-div-clock";
|
|
clocks = <&xclk>;
|
|
#clock-cells = <0>;
|
|
reg = <0xfee01b 2>;
|
|
renesas,width = <2>;
|
|
};
|