OpenCloudOS-Kernel/drivers/net/ethernet/xilinx
Andre Przywara 4e958f33ee net: axienet: Upgrade descriptors to hold 64-bit addresses
Newer revisions of the AXI DMA IP (>= v7.1) support 64-bit addresses,
both for the descriptors itself, as well as for the buffers they are
pointing to.
This is realised by adding "MSB" words for the next and phys pointer
right behind the existing address word, now named "LSB". These MSB words
live in formerly reserved areas of the descriptor.

If the hardware supports it, write both words when setting an address.
The buffer address is handled by two wrapper functions, the two
occasions where we set the next pointers are open coded.

For now this is guarded by a flag which we don't set yet.

Signed-off-by: Andre Przywara <andre.przywara@arm.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
2020-03-24 16:33:05 -07:00
..
Kconfig net: xilinx: temac: Relax Kconfig dependencies 2020-03-24 16:33:04 -07:00
Makefile License cleanup: add SPDX GPL-2.0 license identifier to files with no license 2017-11-02 11:10:55 +01:00
ll_temac.h net: ll_temac: Add ethtool support for coalesce parameters 2020-02-29 21:30:43 -08:00
ll_temac_main.c net: ll_temac: let core reject the unsupported coalescing parameters 2020-03-17 20:56:58 -07:00
ll_temac_mdio.c net: ll_temac: Prepare indirect register access for multicast support 2019-05-23 09:33:57 -07:00
xilinx_axienet.h net: axienet: Upgrade descriptors to hold 64-bit addresses 2020-03-24 16:33:05 -07:00
xilinx_axienet_main.c net: axienet: Upgrade descriptors to hold 64-bit addresses 2020-03-24 16:33:05 -07:00
xilinx_axienet_mdio.c net: axienet: Fix MDIO bus parent node detection 2019-06-06 16:24:30 -07:00
xilinx_emaclite.c netdev: pass the stuck queue to the timeout handler 2019-12-12 21:38:57 -08:00